{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T07:39:35Z","timestamp":1648712375237},"reference-count":12,"publisher":"Hindawi Limited","license":[{"start":{"date-parts":[[2014,5,19]],"date-time":"2014-05-19T00:00:00Z","timestamp":1400457600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2014,5,19]]},"abstract":"<jats:p>Image interpolation is a method of estimating the values at unknown points using the known data points. This procedure is used in expanding and contrasting digital images. In this survey, different types of interpolation algorithm and their hardware architecture have been analyzed and compared. They are bilinear, winscale, bi-cubic, linear convolution, extended linear, piecewise linear, adaptive bilinear, first order polynomial, and edge enhanced interpolation architectures. The algorithms are implemented for different types of field programmable gate array (FPGA) and\/or by different types of complementary metal oxide semiconductor (CMOS) technologies like TSMC 0.18 and TSMC 0.13. These interpolation algorithms are compared based on different types of optimization such as gate count, frequency, power, and memory buffer. The goal of this work is to analyze the different very large scale integration (VLSI) parameters like area, speed, and power of various implementations for image interpolation. From the survey followed by analysis, it is observed that the performance of hardware architecture of image interpolation can be improved by minimising number of line buffer memory and removing superfluous arithmetic elements on generating weighting coefficient.<\/jats:p>","DOI":"10.1155\/2014\/872501","type":"journal-article","created":{"date-parts":[[2014,5,19]],"date-time":"2014-05-19T21:26:12Z","timestamp":1400534772000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["VLSI Architectures for Image Interpolation: A Survey"],"prefix":"10.1155","volume":"2014","author":[{"given":"C. John","family":"Moses","sequence":"first","affiliation":[{"name":"Department of ECE, St. Xavier\u2019s Catholic College of Engineering, Nagercoil 629003, India"}]},{"given":"D.","family":"Selvathi","sequence":"additional","affiliation":[{"name":"Department of ECE, Mepco Schlenk Engineering College, Sivakasi 626005, India"}]},{"given":"V. M. Anne","family":"Sophia","sequence":"additional","affiliation":[{"name":"Department of ECE, St. Xavier\u2019s Catholic College of Engineering, Nagercoil 629003, India"}]}],"member":"98","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2012.2210726"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/42.816070"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2129790"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2011.2136352"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2202080"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0387-7"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.813431"},{"issue":"2","key":"9","first-page":"631","volume":"26","year":"2010","journal-title":"Journal of Information Science and Engineering"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003003"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234873"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2248492"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2010.2057017"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2014\/872501.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2014\/872501.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2014\/872501.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T21:08:44Z","timestamp":1607548124000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/vlsi\/2014\/872501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,19]]},"references-count":12,"alternative-id":["872501","872501"],"URL":"https:\/\/doi.org\/10.1155\/2014\/872501","relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"value":"1065-514X","type":"print"},{"value":"1563-5171","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5,19]]}}}