{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:04:44Z","timestamp":1740135884546,"version":"3.37.3"},"reference-count":9,"publisher":"Wiley","license":[{"start":{"date-parts":[[2016,10,30]],"date-time":"2016-10-30T00:00:00Z","timestamp":1477785600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2016,10,30]]},"abstract":"<jats:p>This work reports an effective design of cache system for Chip Multiprocessors (CMPs). It introduces built-in logic for verification of cache coherence in CMPs realizing directory based protocol. It is developed around the cellular automata (CA) machine, invented by John von Neumann in the 1950s. A special class of CA referred to as single length cycle 2-attractor cellular automata (TACA) has been planted to detect the inconsistencies in cache line states of processors\u2019 private caches. The TACA module captures coherence status of the CMPs\u2019 cache system and memorizes any inconsistent recording of the cache line states during the processors\u2019 reference to a memory block. Theory has been developed to empower a TACA to analyse the cache state updates and then to settle to an attractor state indicating quick decision on a faulty recording of cache line status. The introduction of segmentation of the CMPs\u2019 processor pool ensures a better efficiency, in determining the inconsistencies, by reducing the number of computation steps in the verification logic. The hardware requirement for the verification logic points to the fact that the overhead of proposed coherence verification module is much lesser than that of the conventional verification units and is insignificant with respect to the cost involved in CMPs\u2019 cache system.<\/jats:p>","DOI":"10.1155\/2016\/8093614","type":"journal-article","created":{"date-parts":[[2016,10,30]],"date-time":"2016-10-30T21:01:33Z","timestamp":1477861293000},"page":"1-16","source":"Crossref","is-referenced-by-count":2,"title":["A Cache System Design for CMPs with Built-In Coherence Verification"],"prefix":"10.1155","volume":"2016","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5829-541X","authenticated-orcid":true,"given":"Mamata","family":"Dalui","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, National Institute of Technology Durgapur, West Bengal 713209, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biplab K.","family":"Sikdar","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Indian Institute of Engineering Science and Technology Shibpur, West Bengal 711103, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"issue":"7","key":"2","first-page":"26","volume":"3","year":"2005","journal-title":"Magazine Queue\u2014Multiprocessors"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/TC.2012.52"},{"year":"2003","key":"19"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/TPDS.2010.43"},{"year":"1994","key":"20"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1145\/325096.325132"},{"volume":"1","year":"1997","key":"23"},{"key":"4","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1016\/j.entcs.2009.09.021","volume":"252","year":"2009","journal-title":"Journal of Electronic Notes in Theoretical Computer Science"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1145\/248621.248624"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2016\/8093614.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2016\/8093614.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2016\/8093614.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T06:42:04Z","timestamp":1607496124000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/vlsi\/2016\/8093614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,30]]},"references-count":9,"alternative-id":["8093614","8093614"],"URL":"https:\/\/doi.org\/10.1155\/2016\/8093614","relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2016,10,30]]}}}