{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:57:10Z","timestamp":1740149830086,"version":"3.37.3"},"reference-count":13,"publisher":"Wiley","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSTIP"},{"DOI":"10.13039\/501100006701","name":"Umm Al-Qura University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2017]]},"abstract":"<jats:p>In modern SRAM based Field Programmable Gate Arrays, a Look-Up Table (LUT) is the principal constituent logic element which can realize every possible Boolean function. However, this flexibility of LUTs comes with a heavy area penalty. A part of this area overhead comes from the increased amount of configuration memory which rises exponentially as the LUT size increases. In this paper, we first present a detailed analysis of a previously proposed FPGA architecture which allows sharing of LUTs memory (SRAM) tables among NPN-equivalent functions, to reduce the area as well as the number of configuration bits. We then propose several methods to improve the existing architecture. A new clustering technique has been proposed which packs NPN-equivalent functions together inside a Configurable Logic Block (CLB). We also make use of a recently proposed high performance Boolean matching algorithm to perform NPN classification. To enhance area savings further, we evaluate the feasibility of more than two LUTs sharing the same SRAM table. Consequently, this work explores the SRAM table sharing approach for a range of LUT sizes (4\u20137), while varying the cluster sizes (4\u201316). Experimental results on MCNC benchmark circuits set show an overall area reduction of ~7% while maintaining the same critical path delay.<\/jats:p>","DOI":"10.1155\/2017\/7021056","type":"journal-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T17:02:57Z","timestamp":1497373377000},"page":"1-9","source":"Crossref","is-referenced-by-count":6,"title":["Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing"],"prefix":"10.1155","volume":"2017","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3965-5103","authenticated-orcid":true,"given":"Ali","family":"Asghar","sequence":"first","affiliation":[{"name":"Karachi Institute of Economics and Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Mazher","family":"Iqbal","sequence":"additional","affiliation":[{"name":"Karachi Institute of Economics and Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Waqar","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Karachi Institute of Economics and Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mujahid","family":"Ali","sequence":"additional","affiliation":[{"name":"Karachi Institute of Economics and Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Husain","family":"Parvez","sequence":"additional","affiliation":[{"name":"Karachi Institute of Economics and Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5852-1296","authenticated-orcid":true,"given":"Muhammad","family":"Rashid","sequence":"additional","affiliation":[{"name":"Umm Al-Qura University, Makkah, Saudi Arabia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"volume-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"1999","key":"1"},{"year":"2010","key":"2"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/54.655177"},{"issue":"3","key":"7","volume":"26","year":"1991","journal-title":"IEEE Journal of Solid State Circuit"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/FPL.2010.68"},{"year":"2015","journal-title":"Field Programmable Logic and Applications (FPL)","key":"10"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/12.713316"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/FPL.2014.6927504"},{"year":"2001","journal-title":"VII Workshop Iberchip","key":"13"},{"key":"15","first-page":"15","volume":"15","year":"2007","journal-title":"IEEE Transactions on Very Large Scale Integration Systems (VLSI)"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/FPL.2014.6927460"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/2617593"},{"issue":"3","key":"26","volume":"12","year":"2004","journal-title":"IEEE Transactions on Very Large Scale Integration Systems (VLSI)"}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2017\/7021056.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2017\/7021056.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2017\/7021056.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T17:03:00Z","timestamp":1497373380000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/ijrc\/2017\/7021056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":13,"alternative-id":["7021056","7021056"],"URL":"https:\/\/doi.org\/10.1155\/2017\/7021056","relation":{},"ISSN":["1687-7195","1687-7209"],"issn-type":[{"type":"print","value":"1687-7195"},{"type":"electronic","value":"1687-7209"}],"subject":[],"published":{"date-parts":[[2017]]}}}