{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T07:23:29Z","timestamp":1757575409714,"version":"3.41.2"},"reference-count":19,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2021,6,14]],"date-time":"2021-06-14T00:00:00Z","timestamp":1623628800000},"content-version":"vor","delay-in-days":164,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Shenzhen (China) Science and Technology Research and Development Fund","award":["JCYJ20200109120404043","JCYJ20180503182125190"],"award-info":[{"award-number":["JCYJ20200109120404043","JCYJ20180503182125190"]}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Wireless Communications and Mobile Computing"],"published-print":{"date-parts":[[2021,1]]},"abstract":"<jats:p>In this paper, an FPGA\u2010based convolutional neural network coprocessor is proposed. The coprocessor has a 1D convolutional computation unit PE in row stationary (RS) streaming mode and a 3D convolutional computation unit PE chain in pulsating array structure. The coprocessor can flexibly control the number of PE array openings according to the number of output channels of the convolutional layer. In this paper, we design a storage system with multilevel cache, and the global cache uses multiple broadcasts to distribute data to local caches and propose an image segmentation method that is compatible with the hardware architecture. The proposed coprocessor implements the convolutional and pooling layers of the VGG16 neural network model, in which the activation value, weight value, and bias value are quantized using 16\u2010bit fixed\u2010point quantization, with a peak computational performance of 316.0 GOP\/s and an average computational performance of 62.54 GOP\/s at a clock frequency of 200\u2009MHz and a power consumption of about 9.25\u2009W.<\/jats:p>","DOI":"10.1155\/2021\/3768724","type":"journal-article","created":{"date-parts":[[2021,6,14]],"date-time":"2021-06-14T22:35:13Z","timestamp":1623710113000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["An FPGA\u2010Based Convolutional Neural Network Coprocessor"],"prefix":"10.1155","volume":"2021","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8075-9604","authenticated-orcid":false,"given":"Changpei","family":"Qiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9712-8531","authenticated-orcid":false,"given":"Xin\u2019an","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3479-0541","authenticated-orcid":false,"given":"Tianxia","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3448-2138","authenticated-orcid":false,"given":"Qiuping","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2021,6,14]]},"reference":[{"key":"e_1_2_9_1_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2010.03.021"},{"key":"e_1_2_9_2_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2004.08.011"},{"key":"e_1_2_9_3_2","doi-asserted-by":"crossref","unstructured":"ChenY.-H. FanC.-P. andChangR. C.-H. Prototype of low complexity CNN hardware accelerator with FPGA-based PYNQ platform for dual-mode biometrics recognition 2020 International SoC Design Conference (ISOCC) 2020 Yeosu Korea (South) 189\u2013190 https:\/\/doi.org\/10.1109\/ISOCC50952.2020.9333049.","DOI":"10.1109\/ISOCC50952.2020.9333049"},{"key":"e_1_2_9_4_2","doi-asserted-by":"crossref","unstructured":"HollerM. TamS. CastroH. andBensonR. An electrically trainable artificial neural network (ETANN) with 10240 floating gate synapses International Joint Conference on Neural Networks 1989 Washington DC USA 191\u2013196 https:\/\/doi.org\/10.1109\/IJCNN.1989.118698.","DOI":"10.1109\/IJCNN.1989.118698"},{"key":"e_1_2_9_5_2","doi-asserted-by":"crossref","unstructured":"SrivastavaH.andSarawadekarK. A depthwise separable convolution architecture for CNN accelerator 2020 IEEE Applied Signal Processing Conference (ASPCON) 2020 Kolkata India 1\u20135 https:\/\/doi.org\/10.1109\/ASPCON49795.2020.9276672.","DOI":"10.1109\/ASPCON49795.2020.9276672"},{"key":"e_1_2_9_6_2","doi-asserted-by":"crossref","unstructured":"SudaN. ChandraV. DasikaG. MohantyA. MaY. VrudhulaS. SeoJ. S. andCaoY. Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays February 2016 New York NY USA 16\u201325 https:\/\/doi.org\/10.1145\/2847263.2847276 2-s2.0-84966471227.","DOI":"10.1145\/2847263.2847276"},{"volume-title":"Minimizing computation in convolutional neural networks[C]\/\/International Conference on Artificial Neural Networks","year":"2014","author":"Cong J.","key":"e_1_2_9_7_2"},{"key":"e_1_2_9_8_2","doi-asserted-by":"crossref","unstructured":"KimH.andChoiK. Low power FPGA-SoC design techniques for CNN-based object detection accelerator 2019 IEEE 10th Annual Ubiquitous Computing Electronics & Mobile Communication Conference (UEMCON) 2019 New York NY USA 1130\u20131134 https:\/\/doi.org\/10.1109\/UEMCON47517.2019.8992929.","DOI":"10.1109\/UEMCON47517.2019.8992929"},{"key":"e_1_2_9_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_2_9_10_2","unstructured":"SzeV. ChenY. H. EmerJ. SuleimanA. andZhangZ. Hardware for machine learning: challenges and opportunities 2016 http:\/\/arxiv.org\/abs\/1612.07625."},{"key":"e_1_2_9_11_2","doi-asserted-by":"crossref","unstructured":"SankaradasM. JakkulaV. CadambiS. ChakradharS. DurdanovicI. CosattoE. andGrafH. P. A massively parallel coprocessor for convolutional neural networks 2009 20th IEEE International Conference on Application-specific Systems Architectures and Processors 2009 Boston MA USA 53\u201360 https:\/\/doi.org\/10.1109\/ASAP.2009.25 2-s2.0-71049121470.","DOI":"10.1109\/ASAP.2009.25"},{"key":"e_1_2_9_12_2","doi-asserted-by":"crossref","unstructured":"KwadjoD. T. MbongueJ. M. andBobdaC. Performance exploration on pre-implemented CNN hardware accelerator on FPGA 2020 International Conference on Field-Programmable Technology (ICFPT) 2020 Maui HI USA 298\u2013299 https:\/\/doi.org\/10.1109\/ICFPT51103.2020.00055.","DOI":"10.1109\/ICFPT51103.2020.00055"},{"key":"e_1_2_9_13_2","doi-asserted-by":"crossref","unstructured":"GokhaleV. JinJ. DundarA. MartiniB. andCulurcielloE. A 240 g-ops\/s mobile coprocessor for deep neural networks Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops 2014 Columbus OH USA 682\u2013687.","DOI":"10.1109\/CVPRW.2014.106"},{"key":"e_1_2_9_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_2_9_15_2","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","volume":"25","author":"Krizhevsky A.","year":"2012","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_2_9_16_2","unstructured":"SimonyanK.andZissermanA. Very deep convolutional networks for large-scale image recognition 2014 http:\/\/arxiv.org\/abs\/1409.1556."},{"key":"e_1_2_9_17_2","doi-asserted-by":"crossref","unstructured":"SzegedyC. LiuW. JiaY. SermanetP. ReedS. AnguelovD. ErhanD. VanhouckeV. andRabinovichA. Going deeper with convolutions Proceedings of the IEEE conference on computer vision and pattern recognition 2015 Boston MA USA 1\u20139.","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"e_1_2_9_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815993"},{"key":"e_1_2_9_19_2","doi-asserted-by":"crossref","unstructured":"ZhangC. LiP. SunG. GuanY. XiaoB. andCongJ. Optimizing fpga-based accelerator design for deep convolutional neural networks Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Array 2015 New York NY USA 161\u2013170 https:\/\/doi.org\/10.1145\/2684746.2689060 2-s2.0-84962921765.","DOI":"10.1145\/2684746.2689060"}],"container-title":["Wireless Communications and Mobile Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/wcmc\/2021\/3768724.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/wcmc\/2021\/3768724.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2021\/3768724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T12:41:59Z","timestamp":1723034519000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2021\/3768724"}},"subtitle":[],"editor":[{"given":"Wenqing","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1]]}},"alternative-id":["10.1155\/2021\/3768724"],"URL":"https:\/\/doi.org\/10.1155\/2021\/3768724","archive":["Portico"],"relation":{},"ISSN":["1530-8669","1530-8677"],"issn-type":[{"type":"print","value":"1530-8669"},{"type":"electronic","value":"1530-8677"}],"subject":[],"published":{"date-parts":[[2021,1]]},"assertion":[{"value":"2021-04-06","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-05-31","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-06-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"3768724"}}