{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T02:41:38Z","timestamp":1747190498911,"version":"3.40.5"},"reference-count":49,"publisher":"Wiley","license":[{"start":{"date-parts":[[2021,8,3]],"date-time":"2021-08-03T00:00:00Z","timestamp":1627948800000},"content-version":"unspecified","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2021,8,3]]},"abstract":"<jats:p>To deal with the complex design issues of Dynamically Reconfigurable Systems-on-Chip (DRSoCs), it is extremely relevant to raise the abstraction level in which models are expressed. A high abstraction level allows great flexibility and reusability while bypassing low-level implementation details. In this context, model-driven engineering (MDE) provides support to build and transform precise and structured models for a particular purpose at different levels of abstraction. Indeed, high-level models are successively refined to low-level models until reaching the executable ones. Thus, this paper presents an MDE-based framework for DRSoCs design enabling the transformation of UML\/MARTE specifications to SystemC\/TLM implementation. To achieve a high degree of expressiveness for modeling dynamic reconfiguration, we use a suitable software engineering approach based on service-oriented component architecture. Since MARTE does not cover the common features of dynamic reconfiguration domain and service orientation concepts, new stereotypes are created by refinement to add missing capabilities to the profile. Likewise, SystemC does not provide native support for dynamic reconfiguration, thus leading us to adopt a design pattern based solution for DRSoCs implementation in compliance with standards. The proposed framework is validated through a reconfigurable active 3-way crossover case study in which we demonstrate the practicability of the approach by gradual model transformations with reduced implementation effort and significant design productivity gain.<\/jats:p>","DOI":"10.1155\/2021\/5584391","type":"journal-article","created":{"date-parts":[[2021,8,3]],"date-time":"2021-08-03T22:05:18Z","timestamp":1628028318000},"page":"1-31","source":"Crossref","is-referenced-by-count":0,"title":["A Service-Oriented Component-Based Framework for Dynamic Reconfiguration Modeling Targeting SystemC\/TLM"],"prefix":"10.1155","volume":"2021","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3168-8173","authenticated-orcid":true,"given":"Khaled","family":"Allem","sequence":"first","affiliation":[{"name":"LIMED Laboratory, University of Bejaia, Bejaia 06000, Algeria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4809-3002","authenticated-orcid":true,"given":"El-Bay","family":"Bourennane","sequence":"additional","affiliation":[{"name":"LE2I Laboratory, University of Burgundy, Dijon, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4586-0584","authenticated-orcid":true,"given":"Youcef","family":"Khelfaoui","sequence":"additional","affiliation":[{"name":"L2ME Laboratory, University of Bejaia, Bejaia 06000, Algeria"}]}],"member":"311","reference":[{"author":"S. H. Sfar","first-page":"199","article-title":"Stepwise SystemC\/TLM-2 models structuring and optimizations","key":"1"},{"key":"2"},{"key":"3","doi-asserted-by":"crossref","first-page":"63","DOI":"10.2197\/ipsjtsldm.8.63","article-title":"DRAMSys: a flexible DRAM subsystem design space exploration framework","volume":"8","author":"M. Jung","year":"2015","journal-title":"IPSJ Transactions on System LSI Design Methodology"},{"issue":"4","key":"4","doi-asserted-by":"crossref","first-page":"1864","DOI":"10.1109\/TASE.2018.2822050","article-title":"Toward a new methodology for an efficient test of reconfigurable hardware systems","volume":"15","author":"A. Ben Ahmed","year":"2018","journal-title":"IEEE Transactions on Automation Science and Engineering"},{"issue":"3-4","key":"5","doi-asserted-by":"crossref","first-page":"829","DOI":"10.1007\/s10846-018-0921-6","article-title":"Dynamically reconfigurable systems: a systematic literature review","volume":"95","author":"G. Fornari","year":"2019","journal-title":"Journal of Intelligent and Robotics Systems"},{"author":"N. Fredj","first-page":"317","article-title":"A model driven-based approach for managing unanticipated runtime adaptation of RTE systems","key":"6"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-31723-6_3","article-title":"Building a dynamically reconfigurable system through a high-level development flow","volume-title":"Languages, Design Methods, and Tools for Electronic System Design, Lecture Notes in Electrical Engineering","author":"D. de la Fuente","year":"2016"},{"key":"8"},{"author":"N. Kahani","first-page":"515","article-title":"AutoModel: a domain-Specific language for automatic modeling of real-time embedded systems","key":"9"},{"author":"A. Mizzi","first-page":"1","article-title":"D\u2019Artagnan: an embedded DSL framework for distributed embedded systems","key":"10"},{"author":"C. Metrailler","first-page":"51","article-title":"ESPeciaL: an embedded systems programming language","key":"11"},{"author":"P. Kukkala","first-page":"710","article-title":"UML 2.0 profile for embedded system design","key":"12"},{"author":"E. Riccobene","first-page":"704","article-title":"A SoC design methodology involving a UML 2.0 profile for SystemC","key":"13"},{"author":"Y. Wang","first-page":"6","article-title":"A MDA based SoC modeling approach using UML and SystemC","key":"14"},{"author":"B. A. Correa","first-page":"740","article-title":"High level system-on-chip design using UML and SystemC","key":"15"},{"key":"16"},{"key":"17"},{"author":"X. Pe\u00f1a","first-page":"153","article-title":"Run-time partial reconfiguration simulation framework based on dynamically loadable components","key":"18"},{"unstructured":"SchallenbergA.Dynamic partial self-reconfiguration: quick modeling, simulation, and synthesis2010Oldenburg, GermanyDepartment of Computer Science, Oldenburg UniversityPh.D. Thesis","key":"19"},{"author":"H. Cerventes","first-page":"614","article-title":"Autonomous adaptation to dynamic availability using a service-oriented component model","key":"20"},{"author":"J. Estublier","first-page":"683","article-title":"Reconciling components and services: the apam component-service platform,","key":"21"},{"author":"J. C. Americo","first-page":"32","article-title":"Service component architecture extensions for dynamic systems","key":"22"},{"issue":"10","key":"23","doi-asserted-by":"crossref","first-page":"2993","DOI":"10.1109\/TPDS.2017.2701828","article-title":"Service-oriented architecture on FPGA-based MPSoC","volume":"28","author":"C. Wang","year":"2017","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"author":"R. Carvalho","first-page":"114","article-title":"Generation of SystemC simulation models from service level UML diagrams","key":"24"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1007\/s10617-014-9158-1"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1007\/s10617-016-9172-6"},{"author":"F. G. C. Ribeiro","first-page":"917","article-title":"Guidelines for using MARTE profile packages considering concerns of real-time embedded systems","key":"27"},{"author":"A. V. Brito","first-page":"35","article-title":"Modelling and simulation of dynamic and partially reconfigurable systems using SystemC","key":"28"},{"key":"29","article-title":"A methodology for modelling and simulation of dynamic and partially reconfigurable systems","volume-title":"Dynamic Modeling","author":"A. V. Brito","year":"2010"},{"author":"E. Sotiriou-Xanthopoulos","first-page":"72","article-title":"A process-based reconfigurable SystemC module for simulation speedup","key":"30"},{"author":"T. Cervero","first-page":"633","article-title":"A resource manager for dynamically reconfigurable FPGA-based embedded systems","key":"31"},{"author":"E. Suvorova","first-page":"222","article-title":"System level modeling of dynamic reconfigurable system-on-chip","key":"32"},{"doi-asserted-by":"publisher","key":"33","DOI":"10.1007\/s10617-012-9099-5"},{"author":"F. Duhem","first-page":"7","article-title":"Methodology for designing partially reconfigurable systems using transaction-level modeling","key":"34"},{"issue":"3","key":"35","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1007\/s10617-015-9160-2","article-title":"FoRTReSS: a flow for design space exploration of partially reconfigurable systems","volume":"19","author":"F. Duhem","year":"2015","journal-title":"Design Automation for Embedded Systems"},{"author":"A. Raabe","first-page":"55","article-title":"A SYSTEMC language extension for high-level reconfiguration modeling","key":"36"},{"author":"L. Gong","first-page":"9","article-title":"Modeling dynamically reconfigurable systems for simulation-based functional verification","key":"37"},{"issue":"3-4","key":"38","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1504\/IJES.2010.039025","article-title":"Targeting reconfigurable FPGA based SoCs using the UML MARTE profile: from high abstraction levels to code generation","volume":"4","author":"I. R. Qadri","year":"2010","journal-title":"International Journal of Embedded Systems"},{"author":"J. Vidal","first-page":"1","article-title":"Dynamic applications on reconfigurable systems: from UML model to FPGA implementation","key":"39"},{"unstructured":"CherifS.A model-based approach for the conception of dynamically reconfigurable systems: from MARTE to RecoMARTE2013Villeneuve-d\u2019Ascq, FranceLille University of Science and TechnologyPh.D. Thesis","key":"40"},{"doi-asserted-by":"publisher","key":"41","DOI":"10.1145\/2800784"},{"doi-asserted-by":"publisher","key":"42","DOI":"10.1145\/2629628"},{"key":"43"},{"key":"44","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-69958-5","volume-title":"SystemC: From the Ground up","author":"D. C. Black","year":"2010","edition":"Second"},{"key":"45"},{"key":"46"},{"author":"M. van Amstel","first-page":"198","article-title":"Performance in model transformations: experiments with ATL and QVT,","key":"47"},{"unstructured":"VignagaA.Metrics for measuring atl model transformationsTechnical Report, Universidad de Chile, 2009. https:\/\/www.dcc.uchile.cl\/TR\/2009\/TR_DCC-20090430-006.pdf","key":"48"},{"author":"X. Xu","first-page":"67","article-title":"RE2SEP: a two-phases pattern-based paradigm for software service engineering","key":"49"}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2021\/5584391.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2021\/5584391.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2021\/5584391.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,3]],"date-time":"2021-08-03T22:05:30Z","timestamp":1628028330000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/ijrc\/2021\/5584391\/"}},"subtitle":[],"editor":[{"given":"Jo\u00e3o","family":"Cardoso","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2021,8,3]]},"references-count":49,"alternative-id":["5584391","5584391"],"URL":"https:\/\/doi.org\/10.1155\/2021\/5584391","relation":{},"ISSN":["1687-7209","1687-7195"],"issn-type":[{"type":"electronic","value":"1687-7209"},{"type":"print","value":"1687-7195"}],"subject":[],"published":{"date-parts":[[2021,8,3]]}}}