{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T17:14:19Z","timestamp":1769966059984,"version":"3.49.0"},"reference-count":13,"publisher":"Wiley","license":[{"start":{"date-parts":[[2022,1,7]],"date-time":"2022-01-07T00:00:00Z","timestamp":1641513600000},"content-version":"unspecified","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204039"],"award-info":[{"award-number":["61204039"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["2020A012"],"award-info":[{"award-number":["2020A012"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","award":["61204039"],"award-info":[{"award-number":["61204039"]}],"id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","award":["2020A012"],"award-info":[{"award-number":["2020A012"]}],"id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computational Intelligence and Neuroscience"],"published-print":{"date-parts":[[2022,1,7]]},"abstract":"<jats:p>Under IEEE-754 standard, for the current situation of excessive time and power consumption of multiplication operations in single-precision floating-point operations, the expanded boothwallace algorithm is used, and the partial product caused by booth coding is rounded and predicted with the symbolic expansion idea, and the partial product caused by single-precision floating-point multiplication and the accumulation of partial products are optimized, and the flowing water is used to improve the throughput. Based on this, a series of verification and synthesis simulations are performed using the SMIC-7 nm standard cell process. It is verified that the new single-precision floating-point multiplier can achieve a smaller power share compared to the conventional single-precision floating-point multiplier.<\/jats:p>","DOI":"10.1155\/2022\/6949846","type":"journal-article","created":{"date-parts":[[2022,1,7]],"date-time":"2022-01-07T19:20:14Z","timestamp":1641583214000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["Logic Design and Power Optimization of Floating-Point Multipliers"],"prefix":"10.1155","volume":"2022","author":[{"given":"Na","family":"Bai","sequence":"first","affiliation":[{"name":"Key Laboratory of Computational Intelligence and Signal Processing, Ministry of Education (Anhui University), School of Integrated Circuit, Anhui University, School of Electronic Information Engineering, Anhui University, Hefei 230601, China"}]},{"given":"Hang","family":"Li","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computational Intelligence and Signal Processing, Ministry of Education (Anhui University), School of Integrated Circuit, Anhui University, School of Electronic Information Engineering, Anhui University, Hefei 230601, China"}]},{"given":"Jiming","family":"Lv","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computational Intelligence and Signal Processing, Ministry of Education (Anhui University), School of Integrated Circuit, Anhui University, School of Electronic Information Engineering, Anhui University, Hefei 230601, China"}]},{"given":"Shuai","family":"Yang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computational Intelligence and Signal Processing, Ministry of Education (Anhui University), School of Integrated Circuit, Anhui University, School of Electronic Information Engineering, Anhui University, Hefei 230601, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0861-1802","authenticated-orcid":true,"given":"Yaohua","family":"Xu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computational Intelligence and Signal Processing, Ministry of Education (Anhui University), School of Integrated Circuit, Anhui University, School of Electronic Information Engineering, Anhui University, Hefei 230601, China"}]}],"member":"311","reference":[{"key":"1","volume-title":"Stanford University Finds that AI is Outpacing Moore\u2019s Law","author":"C. Saran","year":"2019"},{"key":"2","article-title":"Race to Exascale: Opportunities and challenges","author":"A. Sodani"},{"issue":"4","key":"3","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/JSSC.2018.2881913","article-title":"An energy-efficient reconfigurable processor for binary-and ternary-weight neural networks with flexible data bit width","volume":"54","author":"S. Yin","year":"2018","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"4","first-page":"1","article-title":"Delivering the future of high-performance computing","author":"L. Su"},{"key":"5","doi-asserted-by":"crossref","article-title":"A fully synthesizable single-precision, floating-point adder\/substractor and multiplier in VHDL for general and educational use","author":"G. Marcus","DOI":"10.1109\/ICCDCS.2004.1393405"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056763"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2016.05.070"},{"issue":"8","key":"8","first-page":"60","article-title":"Design and implementation of advanced modified booth encoding multiplier","volume":"2","author":"R. R. Desella","year":"2013","journal-title":"International Journal of Engineering Science"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10172060"},{"key":"10","volume-title":"Improved 24-bit Binary Multiplier Architecture for Use in Single Precision Floating Point Multiplication","author":"M. George","year":"2018"},{"key":"11","doi-asserted-by":"crossref","article-title":"Design of a low-power and low-cost booth-shift\/add multiplexer-based multiplier","author":"B. Rashidi","DOI":"10.1109\/IranianCEE.2014.6999494"},{"key":"12","volume-title":"Symbolic Expansion of Complex Determinants","author":"C. G. Hooks","year":"2004"},{"key":"13","article-title":"Power- and area-efficient approximate wallace tree multiplier for error-resilient systems","author":"K. Bhardwaj","year":"2014","journal-title":"International System Quality Electronic"}],"container-title":["Computational Intelligence and Neuroscience"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/cin\/2022\/6949846.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/cin\/2022\/6949846.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/cin\/2022\/6949846.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,7]],"date-time":"2022-01-07T19:20:25Z","timestamp":1641583225000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/cin\/2022\/6949846\/"}},"subtitle":[],"editor":[{"given":"Akshi","family":"Kumar","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2022,1,7]]},"references-count":13,"alternative-id":["6949846","6949846"],"URL":"https:\/\/doi.org\/10.1155\/2022\/6949846","relation":{},"ISSN":["1687-5273","1687-5265"],"issn-type":[{"value":"1687-5273","type":"electronic"},{"value":"1687-5265","type":"print"}],"subject":[],"published":{"date-parts":[[2022,1,7]]}}}