{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T15:25:38Z","timestamp":1773761138721,"version":"3.50.1"},"reference-count":27,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T00:00:00Z","timestamp":1651017600000},"content-version":"vor","delay-in-days":116,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Complexity"],"published-print":{"date-parts":[[2022,1]]},"abstract":"<jats:p>When used in conjunction with the current floorplan and the optimization technique in circuit design engineering, this research allows for the evaluation of design parameters that can be used to reduce congestion during integrated circuit fabrication. Testing the multiple alternative consequences of IC design will be extremely beneficial in this situation, as will be demonstrated further below. If the importance of placement and routing congestion concerns is underappreciated, the IC implementation may experience significant nonlinear problems throughout the process as a result of the underappreciation of placement and routing congestion concerns. The use of standard optimization techniques in integrated circuit design is not the most effective strategy when it comes to precisely estimating nonlinear aspects in the design of integrated circuits. To this end, advanced tools such as Xilinx VIVADO and the ICC2 have been developed, in addition to the ICC1 and VIRTUOSO, to explore for computations and recover the actual parameters that are required to design optimal placement and routing for well\u2010organized and ordered physical design. Furthermore, this work employs the perimeter degree technique (PDT) to measure routing congestion in both horizontal and vertical directions for a silicon chip region and then applies the technique to lower the density of superfluous routing (DSR) (PDT). Recently, a metaheuristic approach to computation has increased in favor, particularly in the last two decades. It is a classic graph theory problem, and it is also a common topic in the field of optimization. However, it does not provide correct information about where and how nodes should be put, despite its popularity. Consequently, in conjunction with the optimized floorplan data, the optimized model created by the Improved Harmonic Search Optimization algorithm undergoes testing and investigation in order to estimate the amount of congestion that occurs during the routing process in VLSI circuit design and to minimize the amount of congestion that occurs.<\/jats:p>","DOI":"10.1155\/2022\/8658770","type":"journal-article","created":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:36:19Z","timestamp":1651070179000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":55,"title":["Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits"],"prefix":"10.1155","volume":"2022","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3480-4851","authenticated-orcid":false,"given":"Kuruva","family":"Lakshmanna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6852-7851","authenticated-orcid":false,"given":"Fahimuddin","family":"Shaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinit Kumar","family":"Gunjan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ninni","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gautam","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0008-6751","authenticated-orcid":false,"given":"R. Mahammad","family":"Shafi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2022,4,27]]},"reference":[{"key":"e_1_2_9_1_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-3125-5_28"},{"key":"e_1_2_9_2_2","doi-asserted-by":"crossref","unstructured":"RatkoviI. PalomarO. StaniM. UnsalO. CristalA. andValeroM. Physical vs. physically-aware estimation flow: case study of design space exploration of adders Proceedings of the IEEE Computer Society July 2014 Tampa FL USA.","DOI":"10.1109\/ISVLSI.2014.14"},{"key":"e_1_2_9_3_2","article-title":"Experimental Analysis of Optimization Techniques for Placement and Routing in Asic Design","volume":"601","author":"Karimullah S.","year":"2020","journal-title":"ICDSMLA 2019"},{"key":"e_1_2_9_4_2","volume-title":"Implementation User Guide Version J-2014.09-SP4","author":"IC Compiler","year":"2015"},{"key":"e_1_2_9_5_2","volume-title":"Physical Design Essentials","author":"Golshan K.","year":"2016"},{"key":"e_1_2_9_6_2","article-title":"Iterative Analysis of Optimization Algorithms for Placement and Routing in Asic Design","volume":"601","author":"Karimullah S.","year":"2020","journal-title":"ICDSMLA 2019"},{"key":"e_1_2_9_7_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-1420-3_197"},{"key":"e_1_2_9_8_2","doi-asserted-by":"crossref","unstructured":"ChenYi-F. HuangC.-C. ChiouC.-H. ChangY.-W. andWangC.-J. Routability-driven blockage-aware macro placement Proceedings of the 51st Annual Design Automation Conference June 2014 San Francisco CA USA 1\u20136.","DOI":"10.1145\/2593069.2593206"},{"key":"e_1_2_9_9_2","first-page":"2395","volume-title":"A Review Paper on Optimization of Placement and Routing Techniques\u201dat NC\u2019e-TIMES # 1.0 IN2018","author":"Karimullah S.","year":"2018"},{"key":"e_1_2_9_10_2","doi-asserted-by":"crossref","unstructured":"YanJ. Z. NatarajanV. andChuC. Handling Complexities in Modern Large-Scale Mixed-Size Placement Proceedings of the 46th Annual Design Automation Conference July 2009 NY USA 436\u2013441.","DOI":"10.1145\/1629911.1630028"},{"key":"e_1_2_9_11_2","doi-asserted-by":"crossref","unstructured":"ShinJ. DarringerJ. A. LuoG. AharoniM. LvovA. Y. NamG.-J. andHealyM. B. Floorplanning Challenges in Early Chip Planning Proceedings of the 2011 IEEE International SOC Conference September 2011 Taipei Taiwan IEEE 388\u2013393.","DOI":"10.1109\/SOCC.2011.6085096"},{"key":"e_1_2_9_12_2","first-page":"513","volume-title":"International Conference on Communications and Cyber Physical Engineering 2018","author":"Prasad P. S.","year":"2018"},{"key":"e_1_2_9_13_2","first-page":"755","article-title":"Simulation of optimized architecture for the estimation of congession during placement and routing","author":"Karimullah S.","year":"2021","journal-title":"Design Engineering"},{"key":"e_1_2_9_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-287-320-0"},{"key":"e_1_2_9_15_2","doi-asserted-by":"crossref","unstructured":"SamaranayakeM. JiH. andAinscoughJ. Module placement based on hierarchical force directed approach Proceedings of the International Conference on Signals Circuits and Systems November 2009 Medenine Tunisia IEEE 1\u20136 https:\/\/doi.org\/10.1109\/icscs.2009.5414200 2-s2.0-77951482060.","DOI":"10.1109\/ICSCS.2009.5414200"},{"key":"e_1_2_9_16_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-7961-5_129"},{"key":"e_1_2_9_17_2","doi-asserted-by":"crossref","unstructured":"ThenappanM. Senthil ArasuT. SreekanthK. M. andGuzarR. S. An overlap removal algorithm for macrocell placement in VLSI layouts Proceedings of the International Conference on Computing: Theory and Applications (ICCTA\u201907) March 2007 Kolkata India IEEE https:\/\/doi.org\/10.1109\/iccta.2007.30 2-s2.0-34547277477.","DOI":"10.1109\/ICCTA.2007.30"},{"key":"e_1_2_9_18_2","doi-asserted-by":"publisher","DOI":"10.5120\/21364-4386"},{"key":"e_1_2_9_19_2","doi-asserted-by":"publisher","DOI":"10.2174\/2213275912666190401183354"},{"key":"e_1_2_9_20_2","doi-asserted-by":"crossref","unstructured":"AdyaS. N.andMarkovI. L. consistent placement of MacroBlock using floorplanning and StandardCell placement\u201d Proceedings of the 2002 international symposium on Physical design Apri 2002 Del Mar CA USA.","DOI":"10.1145\/505388.505392"},{"key":"e_1_2_9_21_2","doi-asserted-by":"crossref","unstructured":"LinZ.andJhaN. K. Interconnect-aware High-Level Synthesis for Low Power Proceedings of the 2002 IEEE\/ACM international conference on Computer-aided design November 2002 San Jose CA USA IEEE 110\u2013117.","DOI":"10.1145\/774572.774588"},{"key":"e_1_2_9_22_2","doi-asserted-by":"crossref","unstructured":"ZargarA. J. SinghN. RatheeG. andSinghA. K. Image data-deduplication using the block truncation coding technique Proceedings of the 2015 International Conference on Futuristic Trends on Computational Analysis and Knowledge Management (ABLAZE) February 2015 Greater Noida India IEEE 154\u2013158.","DOI":"10.1109\/ABLAZE.2015.7154986"},{"key":"e_1_2_9_23_2","doi-asserted-by":"crossref","unstructured":"PingeS. RajeevK. N. andChrzanowska-JeskeM. Fast Floorplanning with Placement Constraints Proceedings of the 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) February 2013 Cusco Peru IEEE.","DOI":"10.1109\/LASCAS.2013.6519081"},{"key":"e_1_2_9_24_2","doi-asserted-by":"crossref","unstructured":"IyengarS.andShrinivasnL. Power Performance and Area Optimization of I\/O Design Proceedings of the International Conference on Inventive Research in Computing Applications (ICIRCA 2018) July 2018 Coimbatore India.","DOI":"10.1109\/ICIRCA.2018.8597347"},{"key":"e_1_2_9_25_2","doi-asserted-by":"crossref","unstructured":"LinJ.-M. ChengW.-Y LeeC.-L. RichardC. andHsuJ. Voltage Island-Driven Floorplanning Considering Level Shifter Placement Proceedings of the 17th Asia and South Pacific Design Automation Conference January 2012 Sydney NSW Australia IEEE 443\u2013448.","DOI":"10.1109\/ASPDAC.2012.6164989"},{"key":"e_1_2_9_26_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13204-021-02173-z"},{"key":"e_1_2_9_27_2","article-title":"A Genetic Algorithm with Fixed Open Approach for Placements and Routings","volume":"698","author":"Karimullah S.","year":"2020","journal-title":"ICCCE 2020"}],"container-title":["Complexity"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2022\/8658770","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1155\/2022\/8658770","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2022\/8658770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T21:18:15Z","timestamp":1769116695000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2022\/8658770"}},"subtitle":[],"editor":[{"given":"Shahzad","family":"Sarfraz","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1]]}},"alternative-id":["10.1155\/2022\/8658770"],"URL":"https:\/\/doi.org\/10.1155\/2022\/8658770","archive":["Portico"],"relation":{},"ISSN":["1076-2787","1099-0526"],"issn-type":[{"value":"1076-2787","type":"print"},{"value":"1099-0526","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]},"assertion":[{"value":"2022-03-07","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-04-12","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-04-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"8658770"}}