{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:23:31Z","timestamp":1778603011712,"version":"3.51.4"},"reference-count":38,"publisher":"Wiley","license":[{"start":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T00:00:00Z","timestamp":1686096000000},"content-version":"unspecified","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2023,6,7]]},"abstract":"<jats:p>Stationary random-access memory (SRAM) undergoes an expansion stage, to repel advanced process variation and support ultra-low power operation. Memories occupy more than 80% of the surface in today\u2019s microdevices, and this trend is expected to continue. Metal oxide semiconductor field effect transistor (MOSFET) face a set of difficulties, that results in higher leakage current (Ileakage) at lower strategy collisions. Fin field effect transistor (FinFET) is a highly effective substitute to complementary metal oxide semiconductor (CMOS) under the 45\u2009nm variant due to advanced stability. Memory cells are significant in the large-scale computation system. SRAM is the most commonly used memory type; SRAMs are thought to utilize more than 60% of the chip area. The proposed SRAM cell is developed with FinFETs at 16\u2009nm knot. Power, delay, power delay product (PDP), Ileakage, and stationary noise margin (SNM) are compared with traditional 6T SRAM cells. The designed cell decreases leakage power, current, and read access time. While comparing 6T SRAM and earlier low power SRAM cells, FinFET-based 10T SRAM provides significant SNM with reduced access time. The proposed 10T SRAM based on FinFET provides an 80.80% PDP reduction in write mode and a 50.65% PDP reduction in read mode compared to MOSEFET models. There is an improvement of 22.20% in terms of SNM and 25.53% in terms of Ileakage.<\/jats:p>","DOI":"10.1155\/2023\/7069746","type":"journal-article","created":{"date-parts":[[2023,6,8]],"date-time":"2023-06-08T01:20:06Z","timestamp":1686187206000},"page":"1-13","source":"Crossref","is-referenced-by-count":17,"title":["Design and Development of Efficient SRAM Cell Based on FinFET for Low Power Memory Applications"],"prefix":"10.1155","volume":"2023","author":[{"given":"M. V. Nageswara","family":"Rao","sequence":"first","affiliation":[{"name":"Department of ECE, GMR Institute of Technology, Rajam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6712-062X","authenticated-orcid":true,"given":"Mamidipaka","family":"Hema","sequence":"additional","affiliation":[{"name":"Department of ECE, JNTU-GV College of Engineering, Vizianagaram, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramakrishna","family":"Raghutu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, GMR Institute of Technology, Rajam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramakrishna S. S.","family":"Nuvvula","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, GMR Institute of Technology, Rajam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Polamarasetty P.","family":"Kumar","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, GMR Institute of Technology, Rajam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilhami","family":"Colak","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Faculty of Engineering and Architecture, Nisantasi University, Istanbul, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3093-6032","authenticated-orcid":true,"given":"Baseem","family":"Khan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Hawassa University, Hawassa, Ethiopia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1155\/2022\/3963188"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2017.2780522"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2990672"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2019.2922921"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-021-01392-x"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/access.2019.2895057"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2794"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-019-01327-1"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-020-07765-6"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v15i2.140"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-012-0805-1"},{"key":"12","first-page":"1","article-title":"A Double-Feedback 8T SRAM bitcell for low-voltage low-leakage operation","author":"A. Vaknin"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2011.2169678"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.4103\/0256-4602.78105"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1107-7"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2016.2520490"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01718-6"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.26634\/jcir.6.1.14495"},{"key":"19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.4018\/IJSDA.302665","article-title":"A review on SRAM memory design using FinFET technology","volume":"11","author":"T. V. Lakshmi","year":"2021","journal-title":"International Journal of System Dynamics Applications"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.4018\/ijsda.2018070105"},{"key":"21","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1007\/978-981-32-9767-8_43","article-title":"A novel 20nm FinFET based 10T SRAM cell design for improved performance","volume-title":"International Symposium on VLSI Design and Test","author":"A. Singh","year":"2019"},{"key":"22","first-page":"2320","article-title":"FinFET based SRAM design for low power applications finfet based SRAM design for low power APPLICATIONS,2","volume":"03","author":"S. Oza","year":"2014","journal-title":"International Journal of Electrical Electronics and Data Communication"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2022.12.078"},{"key":"24","article-title":"A highly stable reliable SRAM cell design for low power applications","volume":"105","author":"S. Pal","year":"2020","journal-title":"Microelectronics Reliability"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2872507"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12040834"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12061407"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2015.0318"},{"key":"29","article-title":"Static random-access memory designs based on different finfets","author":"mospace","year":"2019"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105116"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0287"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2280"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2012.2185303"},{"key":"34","first-page":"449","article-title":"Comparative study of FinFETs versus 22nm bulk CMOS technologies: SRAM design perspective","author":"H. Farkhani"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2014.2321295"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2016.2565641"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/led.2017.2712365"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/mcas.2011.942068"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2023\/7069746.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2023\/7069746.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2023\/7069746.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,8]],"date-time":"2023-06-08T01:20:14Z","timestamp":1686187214000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/jece\/2023\/7069746\/"}},"subtitle":[],"editor":[{"given":"Suman Lata","family":"Tripathi","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2023,6,7]]},"references-count":38,"alternative-id":["7069746","7069746"],"URL":"https:\/\/doi.org\/10.1155\/2023\/7069746","relation":{},"ISSN":["2090-0155","2090-0147"],"issn-type":[{"value":"2090-0155","type":"electronic"},{"value":"2090-0147","type":"print"}],"subject":[],"published":{"date-parts":[[2023,6,7]]}}}