{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T06:05:21Z","timestamp":1748930721889,"version":"3.37.3"},"reference-count":54,"publisher":"Wiley","license":[{"start":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T00:00:00Z","timestamp":1684800000000},"content-version":"unspecified","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100012416","name":"Bundesministerium f\u00fcr Digitalisierung und Wirtschaftsstandort","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012416","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010132","name":"\u00d6sterreichische Nationalstiftung f\u00fcr Forschung, Technologie und Entwicklung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010132","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2023,5,23]]},"abstract":"<jats:p>Field-Programmable Gate Arrays (FPGAs) can be found in an increasing number of application domains, such as the telecom industry, the automotive electronics sector, or automation technology as well as in the area of reconfigurable computing. In recent years, it can be observed that the open-source idea which is known from the software domain for a long time also became popular in the world of hardware and FPGA design. In the era of the Internet of Things, many of today\u2019s electronic devices implement some kind of network interface with Ethernet being known as one of the most widely used network standards. Thus, there is consequently a high demand on available Ethernet implementations for FPGA platforms. The goal of this work is to survey available open-source Ethernet MAC IP cores, evaluate existing designs in terms of performance, resource utilization, code quality, or maturity, and to present and summarize the evaluation results herein. Furthermore, advantages of commercial solutions and related publication work are discussed. To the authors\u2019 best knowledge, this is the first publication that evaluates and compares existing open-source Ethernet MAC IP cores on a large scale. This work should help designers to select an appropriate open-source Ethernet MAC for an FPGA design and shows possible pitfalls and things to pay attention when using an open-source IP core in general. Finally, the authors would like to show that the open-source community can be also very helpful in the world of hardware in terms of design reuse or time to market.<\/jats:p>","DOI":"10.1155\/2023\/9222318","type":"journal-article","created":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T20:35:09Z","timestamp":1684874109000},"page":"1-36","source":"Crossref","is-referenced-by-count":2,"title":["Open-Source Ethernet MAC IP Cores for FPGAs: Overview and Evaluation"],"prefix":"10.1155","volume":"2023","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8499-1507","authenticated-orcid":true,"given":"Christian","family":"Fibich","sequence":"first","affiliation":[{"name":"University of Applied Sciences Technikum Wien, Department of Electronic Engineering, Vienna, Austria"}]},{"given":"Patrick","family":"Schmitt","sequence":"additional","affiliation":[{"name":"University of Applied Sciences Technikum Wien, Department of Electronic Engineering, Vienna, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3077-7630","authenticated-orcid":true,"given":"Roland","family":"H\u00f6ller","sequence":"additional","affiliation":[{"name":"University of Applied Sciences Technikum Wien, Department of Electronic Engineering, Vienna, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0557-229X","authenticated-orcid":true,"given":"Peter","family":"R\u00f6ssler","sequence":"additional","affiliation":[{"name":"University of Applied Sciences Technikum Wien, Department of Electronic Engineering, Vienna, Austria"}]}],"member":"311","reference":[{"key":"1","volume-title":"Ethernet \u2013 the Definitive Guide","author":"C. E. Spurgeon","year":"2014","edition":"2nd"},{"key":"2","volume-title":"Computer Networks","author":"A. S. Tanenbaum","year":"2010","edition":"5th"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/surv.2013.103113.00260"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1017\/9781316869543","volume-title":"Automotive Ethernet","author":"K. Matheus","year":"2017","edition":"2nd"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/mias.2010.939810"},{"first-page":"1","article-title":"Real-time ethernet solutions supporting ring topology from an avionics perspective: a short survey","author":"A. Mifdaoui","key":"6"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/surv.2010.021110.00086"},{"volume-title":"EtherNet\/IP: The Everyman\u2019s Guide to the Most Widely Used Manufacturing Protocol","year":"2018","author":"J. S. Rinaldi","key":"8"},{"first-page":"269","article-title":"Hardware TCP Offload Engine based on 10-Gbps Ethernet for low-latency network communication","author":"L. Ding","key":"9"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2017.162"},{"first-page":"1","article-title":"Design and FPGA verification of dual-speed adaptive ethernet controller","author":"M. Qian","key":"11"},{"first-page":"1395","article-title":"Design and fpga implementation of ten gigabit ethernet mac controller","author":"Q. Yi","key":"12"},{"first-page":"385","article-title":"Design of an enhanced 10Gb\/s ethernet MAC controller for DCB offloading on FPGA","author":"T. Xiao","key":"13"},{"article-title":"Design, implementation, and test of a tri-mode Ethernet MAC on an FPGA","year":"2015","author":"P. Kerling","key":"14"},{"first-page":"286","article-title":"Limago: an FPGA-based open-source 100 GbE TCP\/IP stack","author":"M. Ruiz","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2008.920264"},{"first-page":"1727","article-title":"Efficient PC-FPGA communication over gigabit ethernet","author":"N. Alachiotis","key":"17"},{"first-page":"94","article-title":"An analysis of FPGA-based UDP\/IP stack parallelism for embedded Ethernet connectivity","author":"A. Lofgren","key":"18"},{"first-page":"29","article-title":"FPGA implemented reduced Ethernet MAC","author":"J. S\u00fct\u0151","key":"19"},{"first-page":"38","article-title":"Snoeren, George Porter and George Papen. \u201cCorundum: an open-source 100-gbps NIC\u201d","author":"A. Forencich","key":"20"},{"first-page":"2817","article-title":"A synthesizable ethernet switch with enhanced real-time features","author":"R. Santos","key":"21"},{"first-page":"1669","article-title":"Petriu, and S. Biswas. \u201cVerification of ethernet IP core MAC design using deterministic test methodology","author":"M. H. Assaf","key":"22"},{"first-page":"1","article-title":"A SV-UVM framework for Verification of SGMII IP core with reusable AXI to WB Bridge UVC","author":"M. Gayathri","key":"23"},{"article-title":"An Ethernet Controller IP Core","year":"2023","author":"Github","key":"24"},{"article-title":"Ariane Ethernet IP Core","year":"2023","author":"Github","key":"25"},{"article-title":"Gaisler GRETH IP Core","year":"2023","author":"Github","key":"26"},{"article-title":"LeWiz LMAC1 IP Core","year":"2023","author":"Github","key":"27"},{"article-title":"LeWiz LMAC2 IP Core","year":"2023","author":"Github","key":"28"},{"article-title":"LeWiz LMAC3 IP Core","year":"2023","author":"Github","key":"29"},{"article-title":"Litex Liteeth IP core","year":"2023","author":"Github","key":"30"},{"article-title":"NFMAC10G IP core","year":"2023","author":"Github","key":"31"},{"article-title":"Ethernet Tri Mode IP Core","year":"2023","author":"Opencores","key":"32"},{"article-title":"Ethmac IP Core","year":"2023","author":"Opencores","key":"33"},{"article-title":"Gbiteth IP Core","year":"2023","author":"Opencores","key":"34"},{"article-title":"Minimac IP Core","year":"2023","author":"Opencores","key":"35"},{"article-title":"XGE_LL_MAC IP core","year":"2023","author":"Opencores","key":"36"},{"article-title":"XGE_MAC IP core","year":"2023","author":"Opencores","key":"37"},{"article-title":"Ethernet MAC IP core","year":"2023","author":"P. Kerling","key":"38"},{"article-title":"Verilog-Ethernet IP Core","year":"2023","author":"Github","key":"39"},{"article-title":"WGE 100 IP Core","year":"2023","author":"Github","key":"40"},{"article-title":"WhiteRabbit IP core","year":"2023","author":"Open Hardware Repository","key":"41"},{"first-page":"1","article-title":"On licenses for [open] hardware","author":"M. Mont\u00f3n","key":"42"},{"key":"43"},{"key":"44"},{"key":"45","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0397-5","volume-title":"The Art of Hardware Architecture: Design Methods and Techniques for Digital Circuits","author":"M. Arora","year":"2012"},{"key":"46"},{"key":"47"},{"key":"48"},{"key":"49"},{"article-title":"DS00002165B: LAN8720A\/LAN8720AI Small Footprint RMII 10\/100 Ethernet Transceiver with HP Auto-MDIX Support Datasheet","year":"2016","author":"Microchip Technology Inc","key":"50"},{"article-title":"SNLS484G: DP83867IR\/CR Robust, High Immunity 10\/100\/1000 Ethernet Physical Layer Transceiver Datasheet","year":"2022","author":"Texas Instruments Inc","key":"51"},{"author":"M. Kreider","key":"52","article-title":"EtherBone - A network layer for the Wishbone SoC bus"},{"key":"53","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-01949-9","volume-title":"Data Center Networks: Topologies, Architectures and Fault-Tolerance Characteristics","author":"Y. Liu","year":"2013"},{"first-page":"73","article-title":"Ultra low-latency MAC\/PCS IP for high-speed ethernet","author":"D. Yuan","key":"54"}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2023\/9222318.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2023\/9222318.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2023\/9222318.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T20:35:18Z","timestamp":1684874118000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/ijrc\/2023\/9222318\/"}},"subtitle":[],"editor":[{"given":"Volodymyr","family":"Kindratenko","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2023,5,23]]},"references-count":54,"alternative-id":["9222318","9222318"],"URL":"https:\/\/doi.org\/10.1155\/2023\/9222318","relation":{},"ISSN":["1687-7209","1687-7195"],"issn-type":[{"type":"electronic","value":"1687-7209"},{"type":"print","value":"1687-7195"}],"subject":[],"published":{"date-parts":[[2023,5,23]]}}}