{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T15:27:29Z","timestamp":1753889249184,"version":"3.41.2"},"reference-count":53,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T00:00:00Z","timestamp":1731024000000},"content-version":"vor","delay-in-days":312,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Applied Computational Intelligence and Soft Computing"],"published-print":{"date-parts":[[2024,1]]},"abstract":"<jats:p>Neural network (NN), also known as artificial neural network (ANN), provides efficient results in every computation, whether it is pattern recognition, forecasting, customer research, data validation, risk management, data mining, etc. In each computation, NN requires a specific dataset, and according to the datasets, a new NN structure is used to compute the results. Thus, these NN structures mostly depend upon the type of datasets. The current study presents a method that comprises a dedicated architecture known as neuromorphic neural network (NNN), which is made up of optical waveguides that enable high communication and data processing speed at the same time. We have also proposed three algorithms for configuring and building distinct ANN structures from the same architecture. These dedicated structures are not dependent on the datasets and employ the necessary processing element (PE) nodes to function as neurons in the hidden layer. Because specialized resources will be employed to perform operations in the hidden layer, these designs may produce more efficient outcomes than the present logical NN. Furthermore, we assessed our proposed architecture in terms of communication latency, deadlock prevention, energy consumption, and power usage. The simulation results show that deadlocks are avoided to the greatest extent possible, power consumption is reduced by up to 95%, and communicational latency is accomplished in the order of femtoseconds while conversing among PE nodes. The proposed architecture and simulation results promise an alternative for logical NN as well as improved results in terms of speed and efficiency.<\/jats:p>","DOI":"10.1155\/2024\/6632801","type":"journal-article","created":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T16:04:01Z","timestamp":1731081841000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Neuromorphic Neural Network Architecture"],"prefix":"10.1155","volume":"2024","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9795-4676","authenticated-orcid":false,"given":"Kapil","family":"Sharma","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3827-6208","authenticated-orcid":false,"given":"Pradeepta Kumar","family":"Sarangi","sequence":"additional","affiliation":[]},{"given":"Parth","family":"Sharma","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4155-884X","authenticated-orcid":false,"given":"Soumya Ranjan","family":"Nayak","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9864-8184","authenticated-orcid":false,"given":"Srinivas","family":"Aluvala","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7457-4443","authenticated-orcid":false,"given":"Santosh Kumar","family":"Swain","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2024,11,8]]},"reference":[{"key":"e_1_2_12_1_2","doi-asserted-by":"crossref","unstructured":"ZhaoY. GaoJ. andYangX. A Survey of Neural Network Ensembles 2005 International Conference on Neural Networks and Brain October 2005 Beijing China 438\u2013442 https:\/\/doi.org\/10.1109\/ICNNB.2005.1614650.","DOI":"10.1109\/ICNNB.2005.1614650"},{"key":"e_1_2_12_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11704-016-6159-1"},{"key":"e_1_2_12_3_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.12.038"},{"key":"e_1_2_12_4_2","unstructured":"WistubaM. RawatA. andPedapatiT. A Survey on Neural Architecture Search 2019 https:\/\/arxiv.org\/abs\/1905.01392."},{"key":"e_1_2_12_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2022.3191342"},{"volume-title":"The Computer and the Brain","year":"2012","author":"Von Neumann J.","key":"e_1_2_12_6_2"},{"key":"e_1_2_12_7_2","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1093\/mind\/LIX.236.433","article-title":"Computing Machinery and Intelligence","volume":"59","author":"Turing A. M.","year":"1950","journal-title":"Mind"},{"key":"e_1_2_12_8_2","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0612-50"},{"key":"e_1_2_12_9_2","doi-asserted-by":"crossref","unstructured":"SchemmelJ. BruderleD. GrublA. HockM. MeierK. andMillnerS. A Wafer-Scale Neuromorphic Hardware System for Largescale Neural Modeling Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on IEEE June 2010 Paris France 1947\u20131950.","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"e_1_2_12_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2021.3067593"},{"key":"e_1_2_12_11_2","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1007\/978-1-4613-1619-0_24","volume-title":"VLSI for Artificial Intelligence","author":"Blayo F.","year":"1989"},{"key":"e_1_2_12_12_2","first-page":"849","volume-title":"Circuits and Systems","author":"Salam F.","year":"1989"},{"key":"e_1_2_12_13_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41566-020-00754-y"},{"key":"e_1_2_12_14_2","doi-asserted-by":"crossref","unstructured":"DistanteF. SamiM. andGajaniG. S. A General Configurable Architecture for WSI Implementation for Neural Nets Wafer Scale Integration 1990. Proceedings. (2nd) International Conference on January 1990 San Francisco CA IEEE 116\u2013123.","DOI":"10.1109\/ICWSI.1990.63891"},{"key":"e_1_2_12_15_2","first-page":"237","article-title":"Digital Neural Network Implementations","volume":"3","author":"Burr J. B.","year":"1991","journal-title":"Neural Networks, Concepts, Applications, and Implementations"},{"key":"e_1_2_12_16_2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1991.0117"},{"key":"e_1_2_12_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.92016"},{"key":"e_1_2_12_18_2","doi-asserted-by":"publisher","DOI":"10.1038\/s42254-020-0208-2"},{"key":"e_1_2_12_19_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.isatra.2019.08.032"},{"key":"e_1_2_12_20_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.isatra.2017.01.022"},{"key":"e_1_2_12_21_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-016-2447-9"},{"key":"e_1_2_12_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-017-2500-3"},{"key":"e_1_2_12_23_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.isatra.2018.11.027"},{"key":"e_1_2_12_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"e_1_2_12_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3267934"},{"key":"e_1_2_12_26_2","doi-asserted-by":"crossref","unstructured":"ShachamA. BergmanK. andCarloniL. P. On the Design of a Photonic Network-on-Chip First International Symposium on Networks-On-Chip (NOCS\u201907) June 2007 New York NY IEEE 53\u201364.","DOI":"10.1109\/NOCS.2007.35"},{"key":"e_1_2_12_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2015.2456531"},{"key":"e_1_2_12_28_2","doi-asserted-by":"crossref","unstructured":"Ortega-ZamoranoF. JerezJ. M. JuarezG. PerezJ. O. andFrancoL. High Precision FPGA Implementation of Neural Network Activation Functions Intelligent Embedded Systems (IES) 2014 IEEE Symposium on IEEE May 2014 New York NY 55\u201360.","DOI":"10.1109\/INTELES.2014.7008986"},{"key":"e_1_2_12_29_2","doi-asserted-by":"crossref","unstructured":"JeyanthiS.andSubadraM. Implementation of Single Neuron Using Various Activation Functions with FPGA Advanced Communication Control and Computing Technologies (ICACCCT) 2014 International Conference May 2014 Ramanathapuram India IEEE 1126\u20131131.","DOI":"10.1109\/ICACCCT.2014.7019273"},{"key":"e_1_2_12_30_2","doi-asserted-by":"crossref","unstructured":"DiasA. SalesD. O. andOsorioF. S. Automatic Generation of Luts for Hardware Neural Networks Intelligent Systems (BRACIS) 2014 Brazilian Conference October 2014 Sao Paulo Brazil IEEE 115\u2013120.","DOI":"10.1109\/BRACIS.2014.31"},{"key":"e_1_2_12_31_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-013-1407-x"},{"key":"e_1_2_12_32_2","doi-asserted-by":"crossref","unstructured":"LinC. W.andWangJ. S. A Digital Circuit Design of Hyperbolic Tangent Sigmoid Function for Neural Networks Circuits and Systems 2008. ISCAS 2008. IEEE International Symposium May 2008 Seattle WA IEEE 856\u2013859.","DOI":"10.1109\/ISCAS.2008.4541553"},{"key":"e_1_2_12_33_2","doi-asserted-by":"crossref","unstructured":"SantosP. PoulinD. ShapiroD. andBolicM. Artificial Neural Network Acceleration on Fpga Using Custom Instruction Electrical and Computer Engineering (CCECE) 2011 24th Canadian Conference May 2011 Niagara Falls Canada IEEE 450\u2013455.","DOI":"10.1109\/CCECE.2011.6030491"},{"key":"e_1_2_12_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2012.2232321"},{"key":"e_1_2_12_35_2","article-title":"Implementation of a Neuron Model Using FPGAS","volume":"1","author":"Saucedo M. B.","year":"2003","journal-title":"Journal of Applied Research and Technology"},{"key":"e_1_2_12_36_2","doi-asserted-by":"publisher","DOI":"10.1023\/b:apin.0000033634.62074.46"},{"key":"e_1_2_12_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/tnn.2003.816058"},{"key":"e_1_2_12_38_2","doi-asserted-by":"crossref","unstructured":"FaridiJ. AnsariM. S. andRahmanS. A. A Neuromorphic Majority Function Circuit With O (N) Area Complexity in 180\u2009nm CMOS Proceedings of the International Conference on Data Engineering and Communication Technology March 2017 Pune India Springer 473\u2013480.","DOI":"10.1007\/978-981-10-1675-2_47"},{"key":"e_1_2_12_39_2","first-page":"627","article-title":"Circuit Implementation of Multi-Thresholded Neuron (MTN) Using Bicmos Technology","volume":"1","author":"Zhu X.","year":"2005","journal-title":"Neural Networks"},{"key":"e_1_2_12_40_2","doi-asserted-by":"publisher","DOI":"10.5755\/j01.eee.120.4.1452"},{"key":"e_1_2_12_41_2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971401"},{"key":"e_1_2_12_42_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951138"},{"key":"e_1_2_12_43_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/JSTQE.2018.2840448","article-title":"Neuromorphic Photonic Integrated Circuits","volume":"24","author":"Peng H. T.","year":"2088","journal-title":"IEEE Journal of Selected Topics in Quantum Electronics"},{"key":"e_1_2_12_44_2","doi-asserted-by":"crossref","unstructured":"KhalilK. DeyB. AbdelrehimM. KumarA. andBayoumiM. An Efficient Reconfigurable Neural Network on Chip 2021 28th IEEE International Conference on Electronics Circuits and Systems (ICECS) December 2021 Dubai UAE IEEE 1\u20134.","DOI":"10.1109\/ICECS53924.2021.9665619"},{"key":"e_1_2_12_45_2","doi-asserted-by":"crossref","unstructured":"KhalilK. EldashO. DeyB. KumarA. andBayoumiM. A Novel Reconfigurable Hardware Architecture of Neural Network 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS) August 2019 Dallas TX IEEE 618\u2013621.","DOI":"10.1109\/MWSCAS.2019.8884809"},{"key":"e_1_2_12_46_2","unstructured":"SchumanC. D. PotokT. E. PattonR. M.et al. A Survey of Neuromorphic Computing and Neural Networks in Hardware 2017 https:\/\/arxiv.org\/abs\/1705.06963."},{"key":"e_1_2_12_47_2","doi-asserted-by":"crossref","unstructured":"SharmaI. Evolution of Neuromorphic Computing With Machine Learning and Artificial Intelligence 2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT) December 2022 Bengaluru India IEEE 1\u20136.","DOI":"10.1109\/GCAT55367.2022.9971889"},{"key":"e_1_2_12_48_2","article-title":"Spatio-Temporal Pattern Representation From AI Inspired Brain Model in Spiking Neural Network","volume":"12","author":"Singh N. P.","year":"2021","journal-title":"Biointerface Research in Applied Chemistry"},{"key":"e_1_2_12_49_2","unstructured":"Open Access 2018 https:\/\/www.rp-photonics.com\/silica_fbers.html."},{"key":"e_1_2_12_50_2","unstructured":"Last Acessed on 2022 https:\/\/stats.stackexchange.com\/questions\/181\/how-to-choose-the-number-of-hidden-layers-and-nodes-in-a-feedforward-neural-netw."},{"key":"e_1_2_12_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2014.2336211"},{"key":"e_1_2_12_52_2","doi-asserted-by":"crossref","unstructured":"BahiratS.andPasrichaS. A Particle Swarm Optimization Approach for Synthesizing Application-Specific Hybrid Photonic Networks-on-Chip Thirteenth International Symposium on Quality Electronic Design (ISQED) March 2012 Clara CA IEEE 78\u201383.","DOI":"10.1109\/ISQED.2012.6187477"},{"key":"e_1_2_12_53_2","doi-asserted-by":"crossref","unstructured":"LiuM. XiaL. WangY. andChakrabartyK. Design of Fault-Tolerant Neuromorphic Computing Systems 2018 IEEE 23rd European Test Symposium (ETS) June 2018 Bremen Germany IEEE 1\u20139.","DOI":"10.1109\/ETS.2018.8400693"}],"container-title":["Applied Computational Intelligence and Soft Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2024\/6632801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T16:04:13Z","timestamp":1731081853000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2024\/6632801"}},"subtitle":[],"editor":[{"given":"Yiming","family":"Tang","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1]]}},"alternative-id":["10.1155\/2024\/6632801"],"URL":"https:\/\/doi.org\/10.1155\/2024\/6632801","archive":["Portico"],"relation":{},"ISSN":["1687-9724","1687-9732"],"issn-type":[{"type":"print","value":"1687-9724"},{"type":"electronic","value":"1687-9732"}],"subject":[],"published":{"date-parts":[[2024,1]]},"assertion":[{"value":"2023-08-23","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-07-20","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-11-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"6632801"}}