{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T04:45:24Z","timestamp":1751517924973},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2006,12]]},"DOI":"10.1155\/asp\/2006\/15640","type":"journal-article","created":{"date-parts":[[2006,4,20]],"date-time":"2006-04-20T11:28:25Z","timestamp":1145532505000},"source":"Crossref","is-referenced-by-count":4,"title":["FPGA Prototyping of RNN Decoder for Convolutional Codes"],"prefix":"10.1186","volume":"2006","author":[{"given":"Zoran","family":"Salcic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stevan","family":"Berber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Secker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,4,18]]},"reference":[{"issue":"7","key":"1609_CR1","doi-asserted-by":"publisher","first-page":"1185","DOI":"10.1016\/S0165-1684(00)00030-X","volume":"80","author":"M Ibnkahla","year":"2000","unstructured":"Ibnkahla M: Applications of neural networks to digital communications\u2014a survey. Signal Processing 2000, 80(7):1185-1215. 10.1016\/S0165-1684(00)00030-X","journal-title":"Signal Processing"},{"issue":"5","key":"1609_CR2","doi-asserted-by":"publisher","first-page":"976","DOI":"10.1109\/18.42215","volume":"35","author":"J Bruck","year":"1989","unstructured":"Bruck J, Blaum M:Neural networks, error-correcting codes, and polynomials over the binary-cube. IEEE Transactions on Information Theory 1989, 35(5):976-987. 10.1109\/18.42215","journal-title":"IEEE Transactions on Information Theory"},{"issue":"4","key":"1609_CR3","doi-asserted-by":"publisher","first-page":"1034","DOI":"10.1109\/72.508946","volume":"7","author":"IB Ciocoiu","year":"1996","unstructured":"Ciocoiu IB: Analog decoding using a gradient-type neural network. IEEE Transactions on Neural Networks 1996, 7(4):1034-1038. 10.1109\/72.508946","journal-title":"IEEE Transactions on Neural Networks"},{"key":"1609_CR4","first-page":"1305","volume-title":"Proceedings of IEEE International Conference on Communications (ICC '99)","author":"A Hamalainen","year":"1999","unstructured":"Hamalainen A, Henriksson J: A recurrent neural decoder for convolutional codes. Proceedings of IEEE International Conference on Communications (ICC '99), June 1999, Vancouver, Canada 1305-1309."},{"key":"1609_CR5","doi-asserted-by":"crossref","first-page":"3323","DOI":"10.1109\/IJCNN.1999.836193","volume":"5","author":"A Hamalainen","year":"1999","unstructured":"Hamalainen A, Henriksson J: Convolutional decoding using recurrent neural networks. Proceedings of the International Joint Conference on Neural Networks (IJCNN '99), July 1999, Washington, DC, USA 5: 3323-3327.","journal-title":"Proceedings of the International Joint Conference on Neural Networks (IJCNN '99)"},{"key":"1609_CR6","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/IJCNN.2000.861490","volume":"5","author":"A Hamalainen","year":"2000","unstructured":"Hamalainen A, Henriksson J: Novel use of channel information in a neural convolutional decoder. Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN '00), July 2000, Como, Italy 5: 337-342.","journal-title":"Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN '00)"},{"issue":"2","key":"1609_CR7","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1109\/26.486609","volume":"44","author":"X-A Wang","year":"1996","unstructured":"Wang X-A, Wicker SB: Artificial neural net Viterbi decoder. IEEE Transactions on Communications 1996, 44(2):165-171. 10.1109\/26.486609","journal-title":"IEEE Transactions on Communications"},{"issue":"5","key":"1609_CR8","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1109\/4234.766850","volume":"3","author":"ME Buckley","year":"1999","unstructured":"Buckley ME, Wicker SB: Neural network for predicting decoder error in turbo decoders. IEEE Communications Letters 1999, 3(5):145-147. 10.1109\/4234.766850","journal-title":"IEEE Communications Letters"},{"key":"1609_CR9","first-page":"452","volume-title":"Proceedings of 27th European Solid-State Circuits Conference (ESSCIRC '01)","author":"A Rantala","year":"2001","unstructured":"Rantala A, Vatunen S, Harinen T, Aberg M:A silicon efficient high speed rate convolutional decoder using recurrent neural networks Proceedings of 27th European Solid-State Circuits Conference (ESSCIRC '01), September 2001, Villach, Austria 452-455."},{"issue":"8","key":"1609_CR10","doi-asserted-by":"publisher","first-page":"931","DOI":"10.1016\/j.engappai.2005.05.001","volume":"18","author":"SM Berber","year":"2005","unstructured":"Berber SM, Secker PJ, Salcic Z:Theory and application of neural networks for rate convolutional decoders. Engineering Applications of Artificial Intelligence 2005, 18(8):931-949. 10.1016\/j.engappai.2005.05.001","journal-title":"Engineering Applications of Artificial Intelligence"},{"key":"1609_CR11","first-page":"1\/1","volume":"61","author":"X Yu","year":"1994","unstructured":"Yu X, Dent D: Implementing neural networks in FPGAs. IEE Colloquium on Hardware Implementation of Neural Networks and Fuzzy Logic 1994, 61: 1\/1-1\/5.","journal-title":"IEE Colloquium on Hardware Implementation of Neural Networks and Fuzzy Logic"},{"key":"1609_CR12","first-page":"117","volume-title":"Proceedings of the 5th Seminar on Neural Network Applications in Electrical Engineering (NEUREL '00)","author":"S Coric","year":"2000","unstructured":"Coric S, Latinovic I, Pavasovic A: A neural network FPGA implementation. Proceedings of the 5th Seminar on Neural Network Applications in Electrical Engineering (NEUREL '00), September 2000, Belgrade, Yugoslavia 117-120."},{"key":"1609_CR13","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1109\/FPGA.1994.315612","volume-title":"Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines","author":"SL Bade","year":"1994","unstructured":"Bade SL, Hutchings BL: FPGA-based stochastic neural networks-implementation. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, Napa Valley, Calif, USA 189-198."},{"key":"1609_CR14","first-page":"537","volume":"2","author":"D Hammerstrom","year":"1990","unstructured":"Hammerstrom D: A VLSI architecture for high-performance, low-cost, on-chip learning. Proceedings of International Joint Conference on Neural Networks (IJCNN '90), June 1990, San Diego, Calif, USA 2: 537-544.","journal-title":"Proceedings of International Joint Conference on Neural Networks (IJCNN '90)"},{"key":"1609_CR15","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1109\/ICICS.1997.652064","volume":"2","author":"B Maunder","year":"1997","unstructured":"Maunder B, Salcic Z, Coghill G: High-level tool for the development of FPLD-based stochastic neural networks. Trends in Information Systems Engineering and Wireless Multimedia Communications Proceedings of the International Conference on Information, Communications and Signal Processing (ICICS '97), September 1997 2: 684-688.","journal-title":"Trends in Information Systems Engineering and Wireless Multimedia Communications Proceedings of the International Conference on Information, Communications and Signal Processing (ICICS '97)"},{"key":"1609_CR16","doi-asserted-by":"publisher","first-page":"1093","DOI":"10.1155\/ASP.2005.1093","volume":"7","author":"W To","year":"2005","unstructured":"To W, Salcic Z, Nguang SK: Prototyping neuro-adaptive smart antenna for 3G wireless communications. EURASIP Journal on Applied Signal Processing 2005, 7: 1093-1109.","journal-title":"EURASIP Journal on Applied Signal Processing"},{"key":"1609_CR17","first-page":"1\/1","volume":"133","author":"JJ Blake","year":"1997","unstructured":"Blake JJ, Maguire LP, McGinnity TM, McDaid LJ: Using Xilinx FPGAs to implement neural networks and fuzzy systems. IEE Colloquium on Neural and Fuzzy Systems: Design, Hardware and Applications 1997, 133: 1\/1-1\/4.","journal-title":"IEE Colloquium on Neural and Fuzzy Systems: Design, Hardware and Applications"},{"key":"1609_CR18","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/ISSSTA.2000.876516","volume":"2","author":"WG Teich","year":"2000","unstructured":"Teich WG, Engelhart A, Schlecker W, Gessler R, Pfleiderer H-J: Towards an efficient hardware implementation of recurrent neural network based multiuser detection. Proceedings of IEEE 6th International Symposium on Spread Spectrum Techniques and Applications, September 2000, Parsippany, NJ, USA 2: 662-665.","journal-title":"Proceedings of IEEE 6th International Symposium on Spread Spectrum Techniques and Applications"},{"key":"1609_CR19","doi-asserted-by":"publisher","first-page":"688","DOI":"10.1109\/EURMIC.1998.708089","volume":"2","author":"D Abramson","year":"1998","unstructured":"Abramson D, Smith K, Logothetis P, Duke D: FPGA based implementation of a Hopfield neural network for solving constraint satisfaction problems. Proceedings of Euromicro Conference (EUROMICRO '98), August 1998, Vesteras, Sweden 2: 688-693.","journal-title":"Proceedings of Euromicro Conference (EUROMICRO '98)"},{"key":"1609_CR20","doi-asserted-by":"publisher","first-page":"1193","DOI":"10.1109\/MWSCAS.1993.343307","volume":"2","author":"P Larsson","year":"1993","unstructured":"Larsson P: Error correcting decoder implemented as a digital neural network with a new clocking scheme. Proceedings of the 36th Midwest Symposium on Circuits and Systems, August 1993, Detroit, Mich, USA 2: 1193-1195.","journal-title":"Proceedings of the 36th Midwest Symposium on Circuits and Systems"},{"key":"1609_CR21","unstructured":"The Mathworks Incorporated, http:\/\/www.mathworks.com"},{"key":"1609_CR22","unstructured":"Altera Corporation, http:\/\/www.altera.com"},{"issue":"2","key":"1609_CR23","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TIT.1967.1054010","volume":"13","author":"AJ Viterbi","year":"1967","unstructured":"Viterbi AJ: Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. IEEE Transactions on Information Theory 1967, 13(2):260-269.","journal-title":"IEEE Transactions on Information Theory"},{"issue":"1","key":"1609_CR24","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/31.101308","volume":"38","author":"J Alspector","year":"1991","unstructured":"Alspector J, Gannett JW, Haber S, Parker MB, Chu R: A VLSI-efficient technique for generating multiple uncorrelated noise sources and its application to stochastic neural networks. IEEE Transactions on Circuits and Systems 1991, 38(1):109-123. 10.1109\/31.101308","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"1609_CR25","doi-asserted-by":"publisher","first-page":"1058","DOI":"10.1109\/ISCAS.1990.112291","volume":"2","author":"J Alspector","year":"1990","unstructured":"Alspector J, Gannett JW, Haber S, Parker MB, Chu R: Generating multiple analog noise sources from a single linear feedback shift register with neural network applications. Proceedings of IEEE International Symposium on Circuits and Systems , May 1990, New Orleans, La, USA 2: 1058-1061.","journal-title":"Proceedings of IEEE International Symposium on Circuits and Systems"},{"key":"1609_CR26","volume-title":"The decoding of convolutional codes using artificial neural networks, M.S. thesis","author":"P Secker","year":"2003","unstructured":"Secker P: The decoding of convolutional codes using artificial neural networks, M.S. thesis. The University of Auckland, Auckland, New Zealand; 2003."},{"key":"1609_CR27","volume-title":"Communication Systems","author":"SS Haykin","year":"2001","unstructured":"Haykin SS: Communication Systems. John Wiley & Sons, New York, NY, USA; 2001."},{"key":"1609_CR28","volume-title":"Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Conference","author":"PP Chu","year":"1999","unstructured":"Chu PP: Design techniques of FPGA based random number generator. Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Conference, September 1999, Laurel, Md, USA"},{"key":"1609_CR29","unstructured":"IEEE Std 802.11a-1999 (Supplement to IEEE Std 802.11-1999), Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHZ Band"},{"key":"1609_CR30","volume-title":"Proceedings of The 4th International Conference on Information, Communications & Signal Processing (ICICS '03)","author":"SM Berber","year":"2003","unstructured":"Berber SM, Liu Y-C:Theoretical interpretation and investigation a rate convolutional decoder based on recurrent neural networks. Proceedings of The 4th International Conference on Information, Communications & Signal Processing (ICICS '03), December 2003, Singapore 5 pages, 2C3.5"},{"key":"1609_CR31","first-page":"611","volume-title":"Proceedings of the IEEE International Conference on VLSI Design","author":"B Pandita","year":"1999","unstructured":"Pandita B, Roy SK: Design and implementation of a Viterbi decoder using FPGAs. Proceedings of the IEEE International Conference on VLSI Design, October 1999, Austin, Tex, USA 611-614."}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1155\/ASP\/2006\/15640.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T04:18:36Z","timestamp":1555561116000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1155\/ASP\/2006\/15640"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,18]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,12]]}},"alternative-id":["1609"],"URL":"https:\/\/doi.org\/10.1155\/asp\/2006\/15640","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,4,18]]},"article-number":"015640"}}