{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:53:31Z","timestamp":1742403211439},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2006,12]]},"DOI":"10.1155\/asp\/2006\/28636","type":"journal-article","created":{"date-parts":[[2006,4,5]],"date-time":"2006-04-05T12:08:51Z","timestamp":1144238931000},"source":"Crossref","is-referenced-by-count":2,"title":["Macrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems"],"prefix":"10.1186","volume":"2006","author":[{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ludovic","family":"Tambour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Urard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed Amine","family":"Jerraya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,1,30]]},"reference":[{"key":"1639_CR1","unstructured":"International Technology Roadmap for Semiconductors, 2003 Edition Report, http:\/\/public.itrs.net"},{"key":"1639_CR2","doi-asserted-by":"publisher","first-page":"409","DOI":"10.1145\/996566.996684","volume-title":"Proceedings of 41st IEEE Design Automation Conference (DAC '04)","author":"A Sangiovanni-Vincentelli","year":"2004","unstructured":"Sangiovanni-Vincentelli A, Carloni L, De Bernardinis F, Sgroi M: Benefits and challenges for platform-based design. Proceedings of 41st IEEE Design Automation Conference (DAC '04), June 2004, San Diego, Claif, USA 409-414."},{"key":"1639_CR3","doi-asserted-by":"publisher","first-page":"286","DOI":"10.1109\/DATE.1998.655869","volume-title":"Proceedings of IEEE Design, Automation and Test in Europe (DATE~'98)","author":"G Martin","year":"1998","unstructured":"Martin G: Design methodologies for system level IP. Proceedings of IEEE Design, Automation and Test in Europe (DATE~'98), February 1998, Paris, France 286-289."},{"key":"1639_CR4","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1145\/368434.368504","volume-title":"Proceedings of IEEE Asia and South Pacific Design Automation Conference (ASP-DAC '00)","author":"DD Gajski","year":"2000","unstructured":"Gajski DD, Wu AC-H, Chaiyakul V, Mori S, Nukiyama T, Bricaud P: Essential issues for IP reuse. Proceedings of IEEE Asia and South Pacific Design Automation Conference (ASP-DAC '00), January 2000, Yokohama, Japan 37-42."},{"key":"1639_CR5","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"KK Parhi","year":"1998","unstructured":"Parhi KK: VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley & Sons, New York, NY, USA; 1998."},{"key":"1639_CR6","unstructured":"Celoxica : Handel-C Language Reference Manual. 2003. RM-1003-4.0, http:\/\/www.celoxica.com"},{"key":"1639_CR7","first-page":"382","volume-title":"Proceedings of IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE '99)","author":"G De Micheli","year":"1999","unstructured":"De Micheli G: Hardware synthesis from C\/C++ models. Proceedings of IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE '99), March 1999, Munich, Germany 382-383."},{"key":"1639_CR8","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/DATE.2005.307","volume":"1","author":"SA Edwards","year":"2005","unstructured":"Edwards SA: The challenges of hardware synthesis from C-like languages. Proceedings of IEEE Design, Automation and Test in Europe (DATE '05), March 2005, Munich, Germany 1: 66-67.","journal-title":"Proceedings of IEEE Design, Automation and Test in Europe (DATE '05)"},{"key":"1639_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6","volume-title":"Spec C: Specification Language and Methodology","author":"DD Gajski","year":"2000","unstructured":"Gajski DD, Zhu J, D\u00f6mer R, Gerstlauser A, Zhoa S: Spec C: Specification Language and Methodology. Kluwer Academic, Boston, Mass, USA; 2000."},{"key":"1639_CR10","volume-title":"Tech. Rep. CSTL-TR-90-419","author":"DC Ku","year":"1990","unstructured":"Ku DC, De Micheli G: HardwareC: A language for hardware design. In Tech. Rep. CSTL-TR-90-419. Computer Systems Laboratory, Stanford University, Stanford, Calif, USA; August 1990."},{"key":"1639_CR11","unstructured":"SystemC Community, http:\/\/www.systemc.org"},{"key":"1639_CR12","unstructured":"Xilinx System Generator v2.1 for Simulink Reference Guide, Xilinx, 2000"},{"issue":"2","key":"1639_CR13","first-page":"155","volume":"4","author":"J Buck","year":"1994","unstructured":"Buck J, Ha S, Lee EA, Messerschmitt DG: Ptolemy: a framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation 1994, 4(2):155-182.","journal-title":"International Journal of Computer Simulation"},{"key":"1639_CR14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6127-9","volume-title":"Hardware-Software Co-Design of Embedded Systems: The POLIS Approach","author":"F Balarin","year":"1997","unstructured":"Balarin F, Chiodo M, Di Giusto P, et al.: Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic, Boston, Mass, USA; 1997."},{"issue":"2","key":"1639_CR15","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/2.347998","volume":"28","author":"R Lauwereins","year":"1995","unstructured":"Lauwereins R, Engels M, Ade M, Peperstraete JA: Grape-II: a system-level prototyping environment for DSP applications. IEEE Computer 1995 , 28(2):35-43. 10.1109\/2.347998","journal-title":"IEEE Computer"},{"key":"1639_CR16","first-page":"101","volume-title":"Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD '99)","author":"S Natarajan","year":"1999","unstructured":"Natarajan S, Levine B, Tan C, Newport D, Bouldin D: Automatic mapping of khoros-based applications to adaptive computing systems. Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD '99), Septemper 1999, Laurel, Md, USA 101-107."},{"issue":"6","key":"1639_CR17","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1155\/S1110865703301039","volume":"2003","author":"G Spivey","year":"2003","unstructured":"Spivey G, Bhattacharyya SS, Nakajima K: Logic foundry: rapid prototyping for FPGA-based DSP systems. EURASIP Journal on Applied Signal Processing 2003, 2003(6):565-579. 10.1155\/S1110865703301039","journal-title":"EURASIP Journal on Applied Signal Processing"},{"key":"1639_CR18","volume-title":"Tech. Rep. CPDCTR-9908-013","author":"P Banerjee","year":"1999","unstructured":"Banerjee P, Shenoy N, Choudhary A, et al.: MATCH: A MATLAB Compiler for Configurable Computing Systems. In Tech. Rep. CPDCTR-9908-013. Center for Parallel and Distributed Computing, Northwestern University, Evanston, Ill, USA; August 1999."},{"issue":"3","key":"1639_CR19","doi-asserted-by":"publisher","first-page":"420","DOI":"10.1109\/4.987095","volume":"37","author":"WR Davis","year":"2002","unstructured":"Davis WR, Zhang N, Camera K, et al.: A design environment for high-throughput low-power dedicated signal processing systems. IEEE Journal of Solid-State Circuits 2002, 37(3):420-431. 10.1109\/4.987095","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"1639_CR20","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/54.632877","volume":"14","author":"RK Gupta","year":"1997","unstructured":"Gupta RK, Zorian Y: Introducing core-based system design. IEEE Design and Test of Computers 1997, 14(4):15-25. 10.1109\/54.632877","journal-title":"IEEE Design and Test of Computers"},{"key":"1639_CR21","first-page":"21","volume-title":"Proceedings of 7th IEEE Asia and South Pacific Design Automation Conference and 15th International Conference on VLSI Design (ASP-DAC '02)","author":"L Lavagno","year":"2002","unstructured":"Lavagno L, Dey S, Gupta R: Specification, modeling and design tools for system-on-chip. Proceedings of 7th IEEE Asia and South Pacific Design Automation Conference and 15th International Conference on VLSI Design (ASP-DAC '02), January 2002 , Bangalore, India 21-23."},{"key":"1639_CR22","doi-asserted-by":"crossref","first-page":"789","DOI":"10.1109\/DAC.2002.1012730","volume-title":"Proceedings of 39th IEEE Design Automation Conference (DAC '02)","author":"W Cescirio","year":"2002","unstructured":"Cescirio W, Baghdadi A, Gauthier L, et al.: Component-based design approach for multicore SoCs. Proceedings of 39th IEEE Design Automation Conference (DAC '02), June 2002, New Orleans, La, USA 789-794."},{"issue":"3","key":"1639_CR23","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/TVLSI.2002.1043327","volume":"10","author":"B-W Kim","year":"2002","unstructured":"Kim B-W, Kyung C-M: Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2002, 10(3):240-252.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1639_CR24","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/1016720.1016744","volume-title":"Proceedings of IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS '04)","author":"M Vachharajani","year":"2004","unstructured":"Vachharajani M, Vachharajani N, Malik S, August DI: Facilitating reuse in hardware models with enhanced type inference. Proceedings of IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS '04), September 2004, Stockholm, Sweden 86-91."},{"key":"1639_CR25","first-page":"8","volume-title":"Proceedings of 35th IEEE Design Automation Conference (DAC '98)","author":"R Passerone","year":"1998","unstructured":"Passerone R, Rowson JA, Sangiovanni-Vincentelli A: Automatic synthesis of interfaces between incompatible protocols. Proceedings of 35th IEEE Design Automation Conference (DAC '98), June 1998, San Francico, Calif, USA 8-13."},{"key":"1639_CR26","first-page":"939","volume-title":"Proceedings of 36th IEEE Design Automation Conference (DAC '99)","author":"H Choi","year":"1999","unstructured":"Choi H, Yi JH, Lee J-Y, Park I-C, Kyung C-M: Exploiting intellectual properties in ASIP designs for embedded DSP software. Proceedings of 36th IEEE Design Automation Conference (DAC '99), June 1999, New Orleans, La, USA 939-944."},{"key":"1639_CR27","unstructured":"VSI Alliance, http:\/\/www.vsi.org"},{"key":"1639_CR28","volume-title":"Efficient methodology for design and validation of complex DSP system-on-chip, Ph.D. thesis","author":"L Tambour","year":"2003","unstructured":"Tambour L: Efficient methodology for design and validation of complex DSP system-on-chip, Ph.D. thesis. Institut National Polytechnique de Grenoble (INPG), Grenoble, France; December 2003. http:\/\/tima.imag.fr\/publications\/files\/th\/mfs_196.pdf"},{"key":"1639_CR29","first-page":"296","volume-title":"Proceedings of 12th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI '04)","author":"NE Zergainoh","year":"2004","unstructured":"Zergainoh NE, Popovici K, Jerraya AA, Urard P: Matlab based environment for designing DSP systems using IP blocks. Proceedings of 12th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI '04), October 2004, Kanazawa, Japan 296-302."},{"key":"1639_CR30","unstructured":"The MathWorks Incorporation, http:\/\/www.mathworks.com"},{"issue":"10","key":"1639_CR31","doi-asserted-by":"publisher","first-page":"1227","DOI":"10.3166\/tsi.24.1227-1257","volume":"24","author":"N Zergainoh","year":"2005","unstructured":"Zergainoh N, Tambour L, Michel H, Jerraya AA: M\u00e9thode de correction automatique de retard dans les mod\u00e8les RTL des syst\u00e8mes monopuces DSP obtenus par assemblage de composants IP . Techniques et Sciences Informatiques 2005, 24(10):1227-1257. 10.3166\/tsi.24.1227-1257","journal-title":"Techniques et Sciences Informatiques"},{"key":"1639_CR32","volume-title":"Algorithmic Graph Theory","author":"A Gibbons","year":"1985","unstructured":"Gibbons A: Algorithmic Graph Theory. Cambridge University Press, Cambridge, UK; 1985."},{"issue":"5","key":"1639_CR33","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/54.953268","volume":"18","author":"WO Cesario","year":"2001","unstructured":"Cesario WO, Nicolescu G, Gauthier L, Lyonnard D, Jerraya AA: Colif: A design representation for application-specific multiprocessor SOCs. IEEE Design and Test of Computers 2001, 18(5):8-20. 10.1109\/54.953268","journal-title":"IEEE Design and Test of Computers"},{"key":"1639_CR34","unstructured":"Synopsys Incorporation, http:\/\/www.synopsys.com"}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1155\/ASP\/2006\/28636.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,3]],"date-time":"2024-02-03T15:59:21Z","timestamp":1706975961000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1155\/ASP\/2006\/28636"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,1,30]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,12]]}},"alternative-id":["1639"],"URL":"https:\/\/doi.org\/10.1155\/asp\/2006\/28636","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,1,30]]},"article-number":"028636"}}