{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T23:40:55Z","timestamp":1683416455379},"reference-count":62,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2006,12]]},"DOI":"10.1155\/asp\/2006\/46472","type":"journal-article","created":{"date-parts":[[2006,4,5]],"date-time":"2006-04-05T12:08:51Z","timestamp":1144238931000},"source":"Crossref","is-referenced-by-count":18,"title":["Rapid VLIW Processor Customization for Signal Processing Applications Using Combinational Hardware Functions"],"prefix":"10.1186","volume":"2006","author":[{"given":"Raymond R.","family":"Hoare","sequence":"first","affiliation":[]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[]},{"given":"Dara","family":"Kusic","sequence":"additional","affiliation":[]},{"given":"Joshua","family":"Fazekas","sequence":"additional","affiliation":[]},{"given":"John","family":"Foster","sequence":"additional","affiliation":[]},{"given":"Shenchih","family":"Tung","sequence":"additional","affiliation":[]},{"given":"Michael","family":"McCloud","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,3,2]]},"reference":[{"key":"1697_CR1","unstructured":"Altera Corporation : Stratix II Device Handbook, Volume 1. available on-line: http:\/\/www.altera.com"},{"key":"1697_CR2","unstructured":"Xilinx Incorporated : Virtex-4 Product Backgrounder. available on-line: http:\/\/www.xilinx.com"},{"key":"1697_CR3","unstructured":"Lattice Semiconductor Corporation : LatticeECP and EC Familiy Data Sheet. available on-line: http:\/\/www.latticesemi.com"},{"key":"1697_CR4","unstructured":"Apple Computer Inc : Optimizing with SHARK, Big Payoff, Small Effort."},{"key":"1697_CR5","first-page":"189","volume-title":"Proceedings of ACM SiGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '03)","author":"DC Suresh","year":"2003","unstructured":"Suresh DC, Najjar WA, Vahid F, Villarreal JR, Stitt G: Profiling tools for hardware\/software partitioning of embedded applications. Proceedings of ACM SiGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '03), June 2003, San Diego, Calif, USA 189-198."},{"issue":"5","key":"1697_CR6","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/54.60605","volume":"7","author":"G De Micheli","year":"1990","unstructured":"De Micheli G, Ku D, Mailhot F, Truong T: The Olympus synthesis system. IEEE Design and Test of Computers 1990, 7(5):37-53. 10.1109\/54.60605","journal-title":"IEEE Design and Test of Computers"},{"key":"1697_CR7","first-page":"511","volume-title":"Proceedings of 36th Design Automation Conference (DAC '99)","author":"L Lavagno","year":"1999","unstructured":"Lavagno L, Sentovich E: ECL: a specification environment for system-level design. Proceedings of 36th Design Automation Conference (DAC '99), June 1999, New Orleans, La, USA 511-516."},{"key":"1697_CR8","first-page":"461","volume-title":"Proceedings of 16th IEEE International Conference on VLSI Design (VLSI Design '03)","author":"S Gupta","year":"2003","unstructured":"Gupta S, Dutt N, Gupta R, Nicolau A: SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. Proceedings of 16th IEEE International Conference on VLSI Design (VLSI Design '03), January 2003, New Delhi, India 461-466."},{"issue":"2","key":"1697_CR9","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/TCAD.2003.822105","volume":"23","author":"S Gupta","year":"2004","unstructured":"Gupta S, Savoiu N, Dutt N, Gupta R, Nicolau A: Using global code motions to improve the quality of results for high-level synthesis. IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems 2004, 23(2):302-312. 10.1109\/TCAD.2003.822105","journal-title":"IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems"},{"key":"1697_CR10","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1007\/978-1-4757-6217-4_9","volume-title":"Power Aware Computing","author":"AK Jones","year":"2002","unstructured":"Jones AK, Bagchi D, Pal S, Banerjee P, Choudhary A: Pact HDL: compiler targeting ASIC's and FPGA's with power and performance optimizations. In Power Aware Computing. Edited by: Graybill R, Melhem R. Kluwer Academic, Boston, Mass, USA; 2002:169-190. chapter 9"},{"key":"1697_CR11","first-page":"267","volume-title":"Proceedings of 18th IEEE International Conference on VLSI Design (VLSI Design '05)","author":"X Tang","year":"2005","unstructured":"Tang X, Jiang T, Jones AK, Banerjee P: Behavioral synthesis of data-dominated circuits for minimal energy implementation. Proceedings of 18th IEEE International Conference on VLSI Design (VLSI Design '05), January 2005, Kolkata, India 267-273."},{"key":"1697_CR12","volume-title":"Proceedings of 13th Annual Synopsys Users Group Meeting (SNUG '03)","author":"E Jung","year":"2003","unstructured":"Jung E: Behavioral synthesis using systemC compiler. Proceedings of 13th Annual Synopsys Users Group Meeting (SNUG '03), March 2003, San Jose, Calif, USA"},{"key":"1697_CR13","volume-title":"Proceedings of 9th Annual Synopsys Users Group Meeting (SNUG '99)","author":"D Black","year":"1999","unstructured":"Black D, Smith S: Pushing the limites with behavioral compiler. Proceedings of 9th Annual Synopsys Users Group Meeting (SNUG '99), March 1999, San Jose, Calif, USA"},{"key":"1697_CR14","volume-title":"A New Standard for System-Level Design","author":"K Bartleson","year":"1999","unstructured":"Bartleson K: A New Standard for System-Level Design. Synopsys White Paper, 1999"},{"key":"1697_CR15","volume-title":"Behavioral Synthesis Crossroads","author":"R Goering","year":"2004","unstructured":"Goering R: Behavioral Synthesis Crossroads. EE Times Article, 2004"},{"key":"1697_CR16","volume-title":"Proceedings of of the GSPx Conference, March\u2013","author":"DJ Pursley","year":"2003","unstructured":"Pursley DJ, Cline BL: A practical approach to hardware and software SoC tradeoffs using high-level synthesis for architectural exploration. Proceedings of of the GSPx Conference, March\u2013April 2003, Dallas, Tex, USA"},{"key":"1697_CR17","volume-title":"Handel-C for Co-Processing and Co-Design of Field Programmable System on Chip","author":"S Chappell","year":"2002","unstructured":"Chappell S, Sullivan C: Handel-C for Co-Processing and Co-Design of Field Programmable System on Chip. Celoxica White Paper, 2002"},{"issue":"3","key":"1697_CR18","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1109\/TVLSI.2004.824301","volume":"12","author":"P Banerjee","year":"2004","unstructured":"Banerjee P, Haldar M, Nayak A, et al.: Overview of a compiler for synthesizing MATLAB programs onto FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2004, 12(3):312-324.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1697_CR19","first-page":"39","volume-title":"Proceedings of 8th Annual IEEE International Symposium on FPGAs for Custom Computing Machines (FCCM '00)","author":"P Banerjee","year":"2000","unstructured":"Banerjee P, Shenoy N, Choudhary A, et al.: A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systems. Proceedings of 8th Annual IEEE International Symposium on FPGAs for Custom Computing Machines (FCCM '00), April 2000, Napa Valley, Calif, USA 39-48."},{"key":"1697_CR20","volume-title":"Catapult C Synthesis-Based Design Flow: Speeding Implementation and Increasing Flexibility","author":"S McCloud","year":"2004","unstructured":"McCloud S: Catapult C Synthesis-Based Design Flow: Speeding Implementation and Increasing Flexibility. Mentor Graphics White Paper, 2004"},{"key":"1697_CR21","volume-title":"Tech. Rep. #92-103","author":"V Chaiyakul","year":"1992","unstructured":"Chaiyakul V, Gajski DD: Assignment decision diagram for high-level synthesis. In Tech. Rep. #92-103. University of California, Irvine, Calif, USA; December 1992."},{"key":"1697_CR22","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1145\/157485.164956","volume-title":"Proceedings of 30th Design Automation Conference (DAC '93)","author":"V Chaiyakul","year":"1993","unstructured":"Chaiyakul V, Gajski DD, Ramachandran L: High-level transformations for minimizing syntactic variances. Proceedings of 30th Design Automation Conference (DAC '93), June 1993, Dallas, Tex, USA 413-418."},{"key":"1697_CR23","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1145\/337292.337309","volume-title":"Proceedings of 37th Design Automation Conference (DAC '00)","author":"I Ghosh","year":"2000","unstructured":"Ghosh I, Fujita M: Automatic test pattern generation for functional RTL circuits using assignment decision diagrams. Proceedings of 37th Design Automation Conference (DAC '00), June 2000, Los Angeles, Calif, USA 43-48."},{"key":"1697_CR24","first-page":"290","volume":"1","author":"L Zhang","year":"2003","unstructured":"Zhang L, Ghosh I, Hsiao M: Efficient sequential ATPG for functional RTL circuits. Proceedings of IEEE International Test Conference (ITC '03), September\u2013October 2003, Charlotte, NC, USA 1: 290-298.","journal-title":"Proceedings of IEEE International Test Conference (ITC '03), September\u2013"},{"issue":"3","key":"1697_CR25","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/TCE.2003.1233807","volume":"49","author":"VA Chouliaras","year":"2003","unstructured":"Chouliaras VA, Nunez J: Scalar coprocessors for accelerating the G723.1 and G729A speech coders. IEEE Transactions on Consumer Electronics 2003, 49(3):703-710. 10.1109\/TCE.2003.1233807","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"24","key":"1697_CR26","doi-asserted-by":"publisher","first-page":"1524","DOI":"10.1049\/el:20021019","volume":"38","author":"E Atzori","year":"2002","unstructured":"Atzori E, Carta SM, Raffo L: 44.6% processing cycles reduction in GSM voice coding by low-power reconfigurable co-processor architecture. IEE Electronics Letters 2002, 38(24):1524-1526. 10.1049\/el:20021019","journal-title":"IEE Electronics Letters"},{"key":"1697_CR27","first-page":"50","volume-title":"Proceedings of 35th Design Automation Conference (DAC '98)","author":"J Hilgenstock","year":"1998","unstructured":"Hilgenstock J, Herrmann K, Otterstedt J, Niggemeyer D, Pirsch P: A video signal processor for MIMD multiprocessing. Proceedings of 35th Design Automation Conference (DAC '98), June 1998, San Francisco, Calif, USA 50-55."},{"issue":"8","key":"1697_CR28","doi-asserted-by":"publisher","first-page":"719","DOI":"10.1109\/TCSVT.2002.800857","volume":"12","author":"R Garg","year":"2002","unstructured":"Garg R, Chung CY, Kim D, Kim Y: Boundary macroblock padding in MPEG-4 video decoding using a graphics coprocessor. IEEE Transactions on Circuits and Systems for Video Technology 2002, 12(8):719-723. 10.1109\/TCSVT.2002.800857","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1697_CR29","first-page":"147","volume":"1","author":"CN Hinds","year":"1999","unstructured":"Hinds CN: An enhanced floating point coprocessor for embedded signal processing and graphics applications. Proceedings of Conference Record 33rd Asilomar Conference on Signals, Systems, and Computers, October 1999, Pacific Grove, Calif, USA 1: 147-151.","journal-title":"Proceedings of Conference Record 33rd Asilomar Conference on Signals, Systems, and Computers"},{"key":"1697_CR30","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/FPGA.1998.707906","volume-title":"Proceedings of 6th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98)","author":"JC Alves","year":"1998","unstructured":"Alves JC, Matos JS: RVC-a reconfigurable coprocessor for vector processing applications. Proceedings of 6th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98), April 1998, Napa Valley, Calif, USA 258-259."},{"key":"1697_CR31","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/FMPC.1992.234902","volume-title":"Proceedings of 4th Symposium on the Frontiers of Massively Parallel Computation","author":"T Bridges","year":"1992","unstructured":"Bridges T, Kitchel SW, Wehrmeister RM: A CPU utilization limit for massively parallel MIMD computers. Proceedings of 4th Symposium on the Frontiers of Massively Parallel Computation, October 1992, McLean, Va, USA 83-92."},{"key":"1697_CR32","first-page":"63","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC '02)","author":"H Schmit","year":"2002","unstructured":"Schmit H, Whelihan D, Tsai A, Moe M, Levine B, Taylor RR: PipeRench: A virtualized programmable datapath in 0.18 micron technology. Proceedings of IEEE Custom Integrated Circuits Conference (CICC '02), May 2002, Orlando, Fla, USA 63-66."},{"issue":"4","key":"1697_CR33","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"SC Goldstein","year":"2000","unstructured":"Goldstein SC, Schmit H, Budiu M, Cadambi S, Moe M, Taylor RR: PipeRench: a reconfigurable architecture and compiler. Computer 2000, 33(4):70-77. 10.1109\/2.839324","journal-title":"Computer"},{"key":"1697_CR34","first-page":"28","volume-title":"Proceedings of 26th IEEE International Symposium on Computer Architecture (ISCA '99)","author":"SC Goldstein","year":"1999","unstructured":"Goldstein SC, Schmit H, Moe M, et al.: PipeRench: a coprocessor for streaming multimedia acceleration. Proceedings of 26th IEEE International Symposium on Computer Architecture (ISCA '99), May 1999, Atlanta, Ga, USA 28-39."},{"key":"1697_CR35","first-page":"55","volume-title":"Proceedings of 6th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98)","author":"S Cadambi","year":"1998","unstructured":"Cadambi S, Weener J, Goldstein SC, Schmit H, Thomas DE: Managing pipeline-reconfigurable FPGAs. Proceedings of 6th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98), February 1998, Monterey, Calif, USA 55-64."},{"key":"1697_CR36","first-page":"47","volume-title":"Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97)","author":"H Schmit","year":"1997","unstructured":"Schmit H: Incremental reconfiguration for pipelined applications. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), April 1997, Napa Valley, Calif, USA 47-55."},{"key":"1697_CR37","first-page":"101","volume-title":"Proceedings of 11th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03)","author":"BA Levine","year":"2003","unstructured":"Levine BA, Schmit H: Efficient application representation for HASTE: hybrid architectures with a single, transformable executable. Proceedings of 11th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03), April 2003, Napa Valley, Calif, USA 101-110."},{"key":"1697_CR38","first-page":"126","volume-title":"Proceedings of 6th International Workshop on Field-Programmable Logic and Applications (FPL '96)","author":"C Ebeling","year":"1996","unstructured":"Ebeling C, Cronquist DC, Franklin P: RaPiD - reconfigurable pipelined datapath. Proceedings of 6th International Workshop on Field-Programmable Logic and Applications (FPL '96), September 1996, Darmstadt, Germany 126-135."},{"key":"1697_CR39","volume-title":"Tech. Rep. TR-96-11-03","author":"C Ebeling","year":"1996","unstructured":"Ebeling C, Cronquist DC, Franklin P, Fisher C: RaPiD - a configurable computing architecture for compute-intensive applications. In Tech. Rep. TR-96-11-03. University of Washington, Department of Computer Science & Engineering, Seattle, Wash, USA; 1996."},{"key":"1697_CR40","first-page":"106","volume-title":"Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97)","author":"C Ebeling","year":"1997","unstructured":"Ebeling C, Cronquist DC, Franklin P, Secosky J, Berg SG: Mapping applications to the RaPiD configurable architecture. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), April 1997, Napa Valley, Calif, USA 106-115."},{"key":"1697_CR41","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1109\/FPGA.1998.707889","volume-title":"Proceedings of 6th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98)","author":"DC Cronquist","year":"1998","unstructured":"Cronquist DC, Franklin P, Berg SG, Ebeling C: Specifying and compiling applications for RaPiD. Proceedings of 6th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98), April 1998, Napa Valley, Calif, USA 116-125."},{"key":"1697_CR42","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/ARVLSI.1999.756035","volume-title":"Proceedings of 20th Anniversary Conference on Advanced Research in VLSI","author":"DC Cronquist","year":"1999","unstructured":"Cronquist DC, Fisher C, Figueroa M, Franklin P, Ebeling C: Architecture design of reconfigurable pipelined datapaths. Proceedings of 20th Anniversary Conference on Advanced Research in VLSI, March 1999, Atlanta, Ga, USA 23-40."},{"key":"1697_CR43","first-page":"157","volume-title":"Proceedings of 4th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96)","author":"E Mirsky","year":"1996","unstructured":"Mirsky E, DeHon A: MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. Proceedings of 4th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), April 1996, Napa Valley, Calif, USA 157-166."},{"key":"1697_CR44","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1109\/ICCD.2002.1106783","volume-title":"Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors","author":"UJ Kapasi","year":"2002","unstructured":"Kapasi UJ, Dally WJ, Rixner S, Owens JD, Khailany B: The imagine stream processor. Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, September 2002, Freiberg, Germany 282-288."},{"issue":"2","key":"1697_CR45","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/40.918001","volume":"21","author":"B Khailany","year":"2001","unstructured":"Khailany B, Dally WJ, Kapasi UJ, et al.: Imagine: media processing with streams. IEEE Micro 2001, 21(2):35-46. 10.1109\/40.918001","journal-title":"IEEE Micro"},{"key":"1697_CR46","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1109\/ICCD.2002.1106785","volume-title":"Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors","author":"JD Owens","year":"2002","unstructured":"Owens JD, Rixner S, Kapasi UJ, et al.: Media processing applications on the Imagine stream processor. Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, September 2002, Freiberg, Germany 295-302."},{"key":"1697_CR47","first-page":"12","volume-title":"Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97)","author":"JR Hauser","year":"1997","unstructured":"Hauser JR, Wawrzynek J: Garp: a MIPS processor with a reconfigurable coprocessor. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), April 1997, Napa Valley, Calif, USA 12-21."},{"issue":"4","key":"1697_CR48","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"TJ Callahan","year":"2000","unstructured":"Callahan TJ, Hauser JR, Wawrzynek J: The Garp architecture and C compiler. Computer 2000, 33(4):62-69. 10.1109\/2.839323","journal-title":"Computer"},{"key":"1697_CR49","first-page":"308","volume-title":"Proceedings of 11th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03)","author":"T Callahan","year":"2003","unstructured":"Callahan T: Kernel formation in Garpcc. Proceedings of 11th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03), April 2003, Napa Valley, Calif, USA 308-309."},{"key":"1697_CR50","first-page":"87","volume-title":"Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97)","author":"S Hauck","year":"1997","unstructured":"Hauck S, Fry TW, Hosler MM, Kao JP: The Chimaera reconfigurable functional unit. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), April 1997, Napa Valley, Calif, USA 87-96."},{"key":"1697_CR51","first-page":"223","volume-title":"Proceedings of ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98)","author":"S Hauck","year":"1998","unstructured":"Hauck S, Hosler MM, Fry TW: High-performance carry chains for FPGAs. Proceedings of ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98), February 1998, Monterey, Calif, USA 223-233."},{"key":"1697_CR52","first-page":"345","volume":"1","author":"R Hoare","year":"2003","unstructured":"Hoare R, Tung S, Werger K: A 64-way SIMD processing architecture on an FPGA. Proceedings of 15th IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS '03), November 2003, Marina del Rey, Calif, USA 1: 345-350.","journal-title":"Proceedings of 15th IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS '03)"},{"key":"1697_CR53","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1109\/VLSISP.1996.558307","volume-title":"Proceedings of IEEE Workshop on VLSI Signal Processing, IX, October\u2013","author":"S Dutta","year":"1996","unstructured":"Dutta S, Wolfe A, Wolf W, O'Connor KJ: Design issues for very-long-instruction-word VLSI video signal processors. Proceedings of IEEE Workshop on VLSI Signal Processing, IX, October\u2013November 1996, San Francisco, Calif, USA 95-104."},{"key":"1697_CR54","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1109\/MICRO.1992.697033","volume-title":"Proceedings of 25th Annual International Symposium on Microarchitecture (MICRO '92)","author":"A Capitanio","year":"1992","unstructured":"Capitanio A, Dutt N, Nicolau A: Partitioned register files For VLIWs: a preliminary analysis of tradeoffs. Proceedings of 25th Annual International Symposium on Microarchitecture (MICRO '92), December 1992, Portland, Ore, USA 292-300."},{"key":"1697_CR55","unstructured":"Trimaran, An Infrastructure for Research in Instruction-Level Parallelism 1998, http:\/\/www.trimaran.org"},{"key":"1697_CR56","first-page":"499","volume-title":"Proceedings of 11th IEEE International Conference on Electronics, Circuits and Systems (ICECS '04)","author":"AK Jones","year":"2004","unstructured":"Jones AK, Hoare R, Kourtev IS, et al.: A 64-way VLIW\/SIMD FPGA architecture and design flow. Proceedings of 11th IEEE International Conference on Electronics, Circuits and Systems (ICECS '04), December 2004, Tel Aviv, Israel 499-502."},{"key":"1697_CR57","first-page":"330","volume-title":"Proceedings of 30th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO '97)","author":"C Lee","year":"1997","unstructured":"Lee C, Potkonjak M, Mangione-Smith WH: MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. Proceedings of 30th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO '97), December 1997, Research Triangle Park, NC, USA 330-335."},{"key":"1697_CR58","unstructured":"Degener J, Bormann C: GSM 06.10 lossy speech compression library. available on-line: http:\/\/kbs.cs.tu-berlin.de\/~jutta\/toast.html"},{"key":"1697_CR59","volume-title":"Matrix Computational","author":"G Golub","year":"1991","unstructured":"Golub G, Loan CFV: Matrix Computational. Johns Hopkins University Press, Baltimore, Md, USA; 1991."},{"key":"1697_CR60","volume-title":"submitted to IEEE Transactions on Signal Processing","author":"B Hassibi","year":"2003","unstructured":"Hassibi B, Vikalo H: On sphere decoding algorithm. I. Expected complexity. submitted to IEEE Transactions on Signal Processing, 2003"},{"key":"1697_CR61","volume-title":"submitted to IEEE Transactions on Signal Processing","author":"B Hassibi","year":"2003","unstructured":"Hassibi B, Vikalo H: On sphere decoding algorithm. II. Examples. submitted to IEEE Transactions on Signal Processing, 2003"},{"key":"1697_CR62","first-page":"76","volume-title":"Proceedings of 1st Annual Workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Techniques (EPIC '01)","author":"Y Chobe","year":"2001","unstructured":"Chobe Y, Narahari B, Simha R, Wong WF: Tritanium: augmenting the trimaran compiler infrastructure to support IA64 code generation. Proceedings of 1st Annual Workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Techniques (EPIC '01), December 2001, Austin, Tex, USA 76-79."}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1155\/ASP\/2006\/46472.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T23:00:45Z","timestamp":1683414045000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1155\/ASP\/2006\/46472"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,3,2]]},"references-count":62,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,12]]}},"alternative-id":["1697"],"URL":"https:\/\/doi.org\/10.1155\/asp\/2006\/46472","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,3,2]]},"article-number":"046472"}}