{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T08:49:40Z","timestamp":1779353380546,"version":"3.51.4"},"reference-count":0,"publisher":"Springer Science and Business Media LLC","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP Journal on Embedded Systems"],"published-print":{"date-parts":[[2006]]},"DOI":"10.1155\/es\/2006\/31605","type":"journal-article","created":{"date-parts":[[2006,9,13]],"date-time":"2006-09-13T07:30:47Z","timestamp":1158132647000},"page":"1-10","source":"Crossref","is-referenced-by-count":11,"title":["FPGA Dynamic Power Minimization through Placement and Routing Constraints"],"prefix":"10.1186","volume":"2006","author":[{"given":"Li","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"French","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azadeh","family":"Davoodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","deposited":{"date-parts":[[2011,3,2]],"date-time":"2011-03-02T05:05:51Z","timestamp":1299042351000},"score":1,"resource":{"primary":{"URL":"http:\/\/jes.eurasipjournals.com\/content\/2006\/1\/031605"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":0,"alternative-id":["031605","31605"],"URL":"https:\/\/doi.org\/10.1155\/es\/2006\/31605","relation":{},"ISSN":["1687-3955"],"issn-type":[{"value":"1687-3955","type":"print"}],"subject":[],"published":{"date-parts":[[2006]]}}}