{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:31:48Z","timestamp":1773793908614,"version":"3.50.1"},"reference-count":21,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"vor","delay-in-days":144,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2025,1]]},"abstract":"<jats:p>On\u2010chip caches occupy a significant portion of modern processors, making them increasingly vulnerable to soft errors as technology scales. While data arrays often receive robust protection via error\u2010correcting codes (ECCs), metadata elements such as tag fields and status bits remain inadequately protected despite their critical role in ensuring memory integrity. This paper proposes two lightweight techniques to enhance cache metadata reliability: (1) a robust three\u2010bit encoding scheme for status bits that tolerates single\u2010bit flips without data corruption and (2) a selective tag replication scheme for dirty cache blocks, enabling reliable recovery from single\u2010bit errors in tag arrays. Simulation results on SPEC 2006 benchmarks show that our approach recovers 97.3% of injected soft errors in cache metadata, outperforming conventional SECDED protection (93.8%) with significantly lower overhead. The proposed design incurs only 0.50% area and 1.67% dynamic power overhead on a data L1 cache. Moreover, the proposed techniques can be extended to support common cache coherence protocols in multicore systems with minimal modification.<\/jats:p>","DOI":"10.1155\/jece\/5008986","type":"journal-article","created":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T01:51:17Z","timestamp":1748224277000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Tag Replication and Status Bits Encoding for Enhancing Cache Metadata Reliability"],"prefix":"10.1155","volume":"2025","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6007-5053","authenticated-orcid":false,"given":"Abdulaziz","family":"Tabbakh","sequence":"first","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2025,5,25]]},"reference":[{"key":"e_1_2_12_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2303856"},{"key":"e_1_2_12_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"e_1_2_12_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2706263"},{"key":"e_1_2_12_4_2","doi-asserted-by":"crossref","unstructured":"JouppiN. P. KahngA. B. MuralimanoharN. andSrinivasV. Cacti-io: Cacti with Off-Chip Power-Area-Timing Models Proceedings of the International Conference on Computer-Aided Design July 2012 294\u2013301 https:\/\/doi.org\/10.1145\/2429384.2429446.","DOI":"10.1145\/2429384.2429446"},{"key":"e_1_2_12_5_2","first-page":"29","volume-title":"Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Mukherjee S.","year":"2003"},{"key":"e_1_2_12_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/date.2006.244100"},{"key":"e_1_2_12_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197722"},{"key":"e_1_2_12_8_2","doi-asserted-by":"publisher","DOI":"10.1016\/J.MATPR.2020.11.539"},{"key":"e_1_2_12_9_2","doi-asserted-by":"crossref","unstructured":"GhaemiS. G. AhmadpourI. ArdebiliM. andFarbehH. Smartag: Error Correction in Cache Tag Array by Exploiting Address Locality 2018 Design Automation & Test in Europe Conference & Exhibition (DATE) IEEE May 2018 1658\u20131663 https:\/\/doi.org\/10.23919\/date.2018.8467758.","DOI":"10.23919\/DATE.2018.8467758"},{"key":"e_1_2_12_10_2","doi-asserted-by":"crossref","unstructured":"DuX. DongH. andYueH. Cache Tag Array Fault Tolerance Method Based on Redundancy and Similarity of Adjacent Cache Line Tag Bits International Conference on Frontiers of Electronics Information and Computation Technologies April 2022.","DOI":"10.1145\/3474198.3478212"},{"key":"e_1_2_12_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3198989"},{"key":"e_1_2_12_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/tdmr.2014.2332616"},{"key":"e_1_2_12_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.25"},{"key":"e_1_2_12_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2011.2111469"},{"key":"e_1_2_12_15_2","doi-asserted-by":"crossref","unstructured":"KimJ. KimS. andLeeY. Simtag: Exploiting Tag Bits Similarity to Improve the Reliability of the Data Caches Proceedings of the Conference on Design Automation and Test in Europe July 2010 941\u2013944.","DOI":"10.1109\/DATE.2010.5456917"},{"key":"e_1_2_12_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"e_1_2_12_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.56"},{"key":"e_1_2_12_18_2","doi-asserted-by":"crossref","unstructured":"PontarelliS. OttaviM. andSalsanoA. Error Detection and Correction in Content Addressable Memories IEEE 25th International Symposium on May 2010 420\u2013428 https:\/\/doi.org\/10.1109\/DFT.2010.56 2-s2.0-79952025616.","DOI":"10.1109\/DFT.2010.56"},{"key":"e_1_2_12_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_12_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_2_12_21_2","doi-asserted-by":"crossref","unstructured":"BrooksD. TiwariV. andMartonosiM. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations Computer Architecture 2000. Proceedings of the 27th International Symposium on August 2000 83\u201394 https:\/\/doi.org\/10.1109\/isca.2000.854380.","DOI":"10.1145\/339647.339657"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/jece\/5008986","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1155\/jece\/5008986","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/jece\/5008986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:38:14Z","timestamp":1773779894000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/jece\/5008986"}},"subtitle":[],"editor":[{"given":"Andrea","family":"Tani","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1]]}},"alternative-id":["10.1155\/jece\/5008986"],"URL":"https:\/\/doi.org\/10.1155\/jece\/5008986","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"value":"2090-0147","type":"print"},{"value":"2090-0155","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]},"assertion":[{"value":"2024-03-27","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-05-07","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-05-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"5008986"}}