{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:31:49Z","timestamp":1773793909804,"version":"3.50.1"},"reference-count":34,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"vor","delay-in-days":144,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2025,1]]},"abstract":"<jats:p>With the continuous expansion of the digital domain and the increasing need for higher chip integration, quantum\u2010dot cellular automata (QCA) has emerged as a promising alternative to CMOS technology. However, existing QCA designs often face significant challenges, including high delay, large area, and inefficient wire crossing techniques, which limit their practical applicability. This paper addresses these gaps by proposing novel two\u2010bit and four\u2010bit multiplier designs that leverage efficient adder blocks and innovative coplanar wire crossing strategies. Our work introduces eight key design guidelines derived through extensive simulation and experimentation in the QCADesigner. These guidelines address critical challenges in the QCA circuit design, such as signal propagation, clocking, and interference minimization, ensuring reliable logic transmission and improved circuit performance. The proposed single\u2010layer multipliers demonstrate significant improvements over existing designs, with a 65% reduction in delay, a 43% reduction in area, and a 39% reduction in cell count for the two\u2010bit multiplier. For the four\u2010bit multiplier, improvements of 32.5% in delay, 48% in area, and 28% in cell count are achieved. In comparison with multilayer designs, our two\u2010bit multiplier achieves similar delay performance while offering 16% and 31% improvements in area and cell count, respectively. Although the four\u2010bit multiplier shows an increase in area, cell count, and delay compared to multilayer designs, it remains the most efficient single\u2010layer implementation to date. The proposed designs not only advance the state\u2010of\u2010the\u2010art in QCA multipliers but also provide a scalable framework for future research in high\u2010speed, low\u2010power digital circuits. This work highlights the importance of systematic design methodologies in QCA technology and paves the way for more efficient and reliable nanoscale computing systems.<\/jats:p>","DOI":"10.1155\/jece\/6697408","type":"journal-article","created":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T02:22:06Z","timestamp":1748226126000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Coplanar High\u2010Speed and Efficient Multiplier Design for QCA Technology"],"prefix":"10.1155","volume":"2025","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-7575-9983","authenticated-orcid":false,"given":"Reza","family":"Abbasi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4328-1845","authenticated-orcid":false,"given":"Reza","family":"Omidi","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2025,5,25]]},"reference":[{"key":"e_1_2_10_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/LSENS.2023.3322265"},{"key":"e_1_2_10_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/OJNANO.2022.3223413"},{"key":"e_1_2_10_3_2","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.27247"},{"key":"e_1_2_10_4_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12143189"},{"key":"e_1_2_10_5_2","doi-asserted-by":"publisher","DOI":"10.1063\/5.0241549"},{"key":"e_1_2_10_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3237695"},{"key":"e_1_2_10_7_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-1823-2"},{"key":"e_1_2_10_8_2","doi-asserted-by":"publisher","DOI":"10.1201\/9781003361633"},{"key":"e_1_2_10_9_2","doi-asserted-by":"crossref","unstructured":"WalusK. JullienG. andDimitrovV. 2 Computer Arithmetic Structures for Quantum Cellular Automata 2003 1435\u20131439.","DOI":"10.1109\/ACSSC.2003.1292223"},{"key":"e_1_2_10_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2021.3098017"},{"key":"e_1_2_10_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529752"},{"key":"e_1_2_10_12_2","doi-asserted-by":"crossref","unstructured":"H\u00e4nninenI.andTakalaJ. H. Robust Adders Based on Quantum-Dot Cellular Automata 2007 IEEE International Conf. On Application-specific Systems Architectures and Processors (ASAP) 2007 391\u2013396.","DOI":"10.1109\/ASAP.2007.4459295"},{"key":"e_1_2_10_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2010.5697997"},{"key":"e_1_2_10_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10773-019-04210-8"},{"key":"e_1_2_10_15_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-017-2206-4"},{"key":"e_1_2_10_16_2","first-page":"68","article-title":"A Fast Wallace-Based Parallel Multiplier in Quantum-Dot Cellular Automata","volume":"9","author":"Faraji H.","year":"2018","journal-title":"International Journal of Nano Dimension"},{"key":"e_1_2_10_17_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2020.07.677"},{"key":"e_1_2_10_18_2","doi-asserted-by":"crossref","unstructured":"KimS.-W.andSwartzlanderE. E. Parallel Multipliers for Quantum-Dot Cellular Automata 2009 IEEE Nanotechnology Materials and Devices Conference 2009 68\u201372 https:\/\/doi.org\/10.1109\/nmdc.2009.5167566 2-s2.0-70350753436.","DOI":"10.1109\/NMDC.2009.5167566"},{"key":"e_1_2_10_19_2","volume-title":"Synthesis Methods of Baugh-Wooley Multiplier and Non-Restoring Divider to Enhance Primitive\u2019s Results of QCA Circuits","author":"Misra N. K.","year":"2018"},{"key":"e_1_2_10_20_2","doi-asserted-by":"crossref","unstructured":"LuL. LiuW. O\u2019NeillM. andSwartzlander JrE. E. QCA Systolic Matrix Multiplier 2010 IEEE Computer Society Annual Symposium on VLSI 2010 149\u2013154 https:\/\/doi.org\/10.1109\/isvlsi.2010.53 2-s2.0-77957923901.","DOI":"10.1109\/ISVLSI.2010.53"},{"key":"e_1_2_10_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.234"},{"key":"e_1_2_10_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2016.7754355"},{"key":"e_1_2_10_23_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9061036"},{"key":"e_1_2_10_24_2","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/9029526"},{"key":"e_1_2_10_25_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2024.109263"},{"key":"e_1_2_10_26_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.prime.2024.100695"},{"key":"e_1_2_10_27_2","doi-asserted-by":"publisher","DOI":"10.1142\/s1793292023500303"},{"key":"e_1_2_10_28_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-025-02279-5"},{"key":"e_1_2_10_29_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-025-85933-z"},{"key":"e_1_2_10_30_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2019.111197"},{"key":"e_1_2_10_31_2","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.102.046805"},{"key":"e_1_2_10_32_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.prime.2024.100588"},{"key":"e_1_2_10_33_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01760-4"},{"key":"e_1_2_10_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3045198"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/jece\/6697408","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1155\/jece\/6697408","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/jece\/6697408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:38:20Z","timestamp":1773779900000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/jece\/6697408"}},"subtitle":[],"editor":[{"given":"Prince","family":"Jain","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1]]}},"alternative-id":["10.1155\/jece\/6697408"],"URL":"https:\/\/doi.org\/10.1155\/jece\/6697408","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"value":"2090-0147","type":"print"},{"value":"2090-0155","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]},"assertion":[{"value":"2024-09-12","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-03-21","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-05-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"6697408"}}