{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:31:24Z","timestamp":1773793884897,"version":"3.50.1"},"reference-count":38,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:00:00Z","timestamp":1759190400000},"content-version":"vor","delay-in-days":272,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2025,1]]},"abstract":"<jats:p>\n                    The division techniques play a key role in several computer\u2010implemented algorithms and applications; regrettably, they impose significant implementation constraints that hinder parallelization. The proposed binary search\u2010based division (BSBD) technique is inherited from the variable latency dividers, which have the potential to adjust the quotient bit\u2019s retirement rate or the execution time in specific iterations, resulting in different conversion times across various dividend and divisor sets. This technique aims to accelerate the simple paper\u2010and\u2010pencil division by achieving significant latency reduction. This is accomplished by scanning more than one digit per iteration using the binary search algorithm on a sorted array due to the positional representation of a number. Binary search on an array is based on the divide\u2010and\u2010conquer concept, which breaks a problem into smaller subproblems that are addressed independently. A flowchart and a block diagram describing the sequence of the algorithm are included. The design is verified through simulation using the Vivado tool. Subsequently, it is synthesized and implemented on the contemporary field programmable gate array (FPGA) version, Virtex UltraScale VCU108, with extracting its performance metrics. Additionally, the design is synthesized on Synopsys and Cadence tools for its application\u2010specific integrated circuit (ASIC) implementation using UMC 45\u2009nm technology. Furthermore, it is synthesized using Virtex\u20104 and Kintex\u20107 FPGAs to evaluate its performance against the state\u2010of\u2010the\u2010art, considering the utilization of the identical FPGA chips, referenced in the literature. In this context, the comparisons reveal a significant improvement in division speed. The results also suggest that an integrated processing unit is the optimal environment for this division approach. The suggested hardware implementation technique for the division operation can achieve a latency of 1.3\u2009ns and a chip area of 2,352\u2009\u03bcm\n                    <jats:sup>2<\/jats:sup>\n                    using 45\u2009nm UMC ASIC technology, operating at a frequency range of 0.769\u2009GHz. This makes the BSBD technique suitable for high\u2010speed applications. On the other hand, for the FPGA implementation, the average area reduction by the BSBD technique represents a remarkable 93.98% compared to a recent novel design in the literature. With respect to the latency, the average latency reduction achieved by the BSBD design is 140.14\u2009ns, which represents a 58.86% decrease compared to the recent divider in the literature.\n                  <\/jats:p>","DOI":"10.1155\/jece\/8516078","type":"journal-article","created":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T07:51:36Z","timestamp":1759218696000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Binary Search\u2010Based Division (BSBD): A Technique for Efficient Division in Hardware"],"prefix":"10.1155","volume":"2025","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2480-1040","authenticated-orcid":false,"given":"Mustafa Muhammed","family":"Hendawi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6693-7619","authenticated-orcid":false,"given":"Nahla Elazab","family":"Elashker","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6924-4551","authenticated-orcid":false,"given":"Mervat Mohamed Adel","family":"Mahmoud","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7764-4359","authenticated-orcid":false,"given":"Shaimaa ElSayed","family":"Ibrahim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7853-0094","authenticated-orcid":false,"given":"Eman Mohamed","family":"Mahmoud","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2025,9,30]]},"reference":[{"key":"e_1_2_12_1_2","doi-asserted-by":"crossref","unstructured":"PatankarU. S. FloresM. E. andKoelA. Division Algorithms-From Past to Present Chance to Improve Area Time and Complexity for Digital Applications 2020 IEEE Latin America Electron Devices Conference (LAEDC) June 2020 San Jose Costa Rica 1\u20134 https:\/\/doi.org\/10.1109\/LAEDC49063.2020.9073050.","DOI":"10.1109\/LAEDC49063.2020.9073050"},{"key":"e_1_2_12_2_2","unstructured":"WangX.andLeeserM. Floating-Point Divide and Square Root for Efficient Fpga Implementation of Image and Signal Processing Algorithms 2007."},{"key":"e_1_2_12_3_2","unstructured":"BaileyD. G. Space Efficient Division on FPGAS Electronics New Zealand Conference (EnzCon\u201906) November 2006 Christchurch New Zealand 206\u2013211."},{"key":"e_1_2_12_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988796"},{"key":"e_1_2_12_5_2","article-title":"A High-Performance Data-Dependent Hardware Integer Divider","volume":"7","author":"Trummer R. K. L.","year":"2005","journal-title":"Cit\u00e9s"},{"key":"e_1_2_12_6_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-023-28343-3"},{"key":"e_1_2_12_7_2","doi-asserted-by":"publisher","DOI":"10.21307\/ijssis-2017-227"},{"key":"e_1_2_12_8_2","volume-title":"Digital Communications: Fundamentals and Applications","author":"Sklar B.","year":"2021"},{"key":"e_1_2_12_9_2","unstructured":"SalasE.andAlvaradoP. Implementation of an Automatic Gain Control for Audio Signals in an Application for Environmental Protection Proceedings of the Conference on Technologies for Sustainable Development TSD2011 March 2011 Cartago Costa Rica."},{"key":"e_1_2_12_10_2","doi-asserted-by":"crossref","unstructured":"ElSayedS. ElBarbaryK. andEl-SagheerR. M. A Comparative Analysis of Cfo Estimation Techniques in Ofdm Systems International Conference on Aerospace Sciences and Aviation Technology May 2015 Cairo Egypt The Military Technical College 1\u201313.","DOI":"10.21608\/asat.2015.22926"},{"key":"e_1_2_12_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3047007"},{"key":"e_1_2_12_12_2","doi-asserted-by":"publisher","DOI":"10.1002\/9781119469414"},{"key":"e_1_2_12_13_2","unstructured":"https:\/\/www.3gpp.org."},{"key":"e_1_2_12_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3055735"},{"key":"e_1_2_12_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.609274"},{"key":"e_1_2_12_16_2","first-page":"48","article-title":"Comparative Study of Different Division Algorithms for Fixed and Floating Point Arithmetic Unit for Embedded Applications","volume":"4","author":"Hongal R. S.","year":"2016","journal-title":"International Journal of Computer Science and Engineering"},{"key":"e_1_2_12_17_2","doi-asserted-by":"crossref","unstructured":"MatthewsE. LuA. FangZ. andShannonL. Rethinking Integer Divider Design for FPGA-Based Soft-Processors 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) October 2019 San Diego CA 289\u2013297 https:\/\/doi.org\/10.1109\/FCCM.2019.00046 2-s2.0-85068343006.","DOI":"10.1109\/FCCM.2019.00046"},{"key":"e_1_2_12_18_2","doi-asserted-by":"publisher","DOI":"10.11648\/j.acm.20241304.12"},{"key":"e_1_2_12_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2017.2707488"},{"key":"e_1_2_12_20_2","first-page":"140","article-title":"Fpga Accomplishment of a 16-Bit Divider","volume":"3","author":"Dixit S.","year":"2017","journal-title":"Imperial Journal of Interdisciplinary Research (IJIR)"},{"key":"e_1_2_12_21_2","doi-asserted-by":"crossref","unstructured":"PandeyP. K. SinghD. andChandelR. Fixed-Point Divider Using Newton Raphson Division Algorithm Proceeding of Fifth International Conference on Microelectronics Computing and Communication Systems: MCCS 2020 June 2021 Ranchi India Springer 225\u2013234.","DOI":"10.1007\/978-981-16-0275-7_19"},{"key":"e_1_2_12_22_2","doi-asserted-by":"crossref","unstructured":"VemulaR.andChariK. M. A Review on Various Divider Circuit Designs in Vlsi 2018 Conference on Signal Processing and Communication Engineering Systems (SPACES) July 2018 Vijayawada India 206\u2013209 https:\/\/doi.org\/10.1109\/spaces.2018.8316347 2-s2.0-85046976829.","DOI":"10.1109\/SPACES.2018.8316347"},{"key":"e_1_2_12_23_2","doi-asserted-by":"crossref","unstructured":"WeiJ. KuwanaA. KobayashiH. andKuboK. Revisit to Floating-Point Division Algorithm Based on Taylor-Series Expansion 2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) December 2020 Ha Long Bay Vietnam 240\u2013243 https:\/\/doi.org\/10.1109\/apccas50809.2020.9301675.","DOI":"10.1109\/APCCAS50809.2020.9301675"},{"key":"e_1_2_12_24_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10010031"},{"key":"e_1_2_12_25_2","doi-asserted-by":"crossref","unstructured":"ChenL. HanJ. LiuW. andLombardiF. Design of Approximate Unsigned Integer Non-Restoring Divider for Inexact Computing Proceedings of the 25th Edition on Great Lakes Symposium on VLSI May 2015 Pittsburgh PA 51\u201356 https:\/\/doi.org\/10.1145\/2742060.2742063 2-s2.0-84955476202.","DOI":"10.1145\/2742060.2742063"},{"key":"e_1_2_12_26_2","doi-asserted-by":"publisher","DOI":"10.3390\/s22072471"},{"key":"e_1_2_12_27_2","doi-asserted-by":"crossref","unstructured":"MehtaB. TalukdarJ. andGajjarS. High Speed Srt Divider for Intelligent Embedded System 2017 International Conference on Soft Computing and its Engineering Applications (icSoftComp) December 2017 Changa India IEEE 1\u20135.","DOI":"10.1109\/ICSOFTCOMP.2017.8280077"},{"key":"e_1_2_12_28_2","doi-asserted-by":"crossref","unstructured":"BrugueraJ. D. Radix-64 Floating-point Divider 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH) June 2018 Amherst MA IEEE 84\u201391.","DOI":"10.1109\/ARITH.2018.8464815"},{"key":"e_1_2_12_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.295854"},{"key":"e_1_2_12_30_2","doi-asserted-by":"crossref","unstructured":"ErcegovacM. D.andMcIlhennyR. Design and Fpga Implementation of Radix-10 Algorithm for Division With Limited Precision Primitives 2008 42nd Asilomar Conference on Signals Systems and Computers October 2008 Pacific Grove CA IEEE 762\u2013766.","DOI":"10.1109\/ACSSC.2008.5074511"},{"key":"e_1_2_12_31_2","doi-asserted-by":"crossref","unstructured":"PatankarU. S. FloresM. E. andKoelA. Study of Estimation Based Functional Iteration Approximation Dividers 2021 IEEE International Conference on Consumer Electronics (ICCE) September 2021 Penghu Taiwan IEEE 1\u20134.","DOI":"10.1109\/ICCE50685.2021.9427657"},{"key":"e_1_2_12_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.392852"},{"key":"e_1_2_12_33_2","article-title":"Using a Floating-point Multiplier\u2019s Internals for High-Radix Division and Square Root","author":"Schwarz E. M.","year":"1993","journal-title":"Computer Systems Laboratory"},{"key":"e_1_2_12_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2019.2916817"},{"key":"e_1_2_12_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2024.3386060"},{"key":"e_1_2_12_36_2","unstructured":"GeeksforGeeks Divide Two Number Using Binary Search Without Using Any\/and % Operator 2025 https:\/\/www.geeksforgeeks.org\/dsa\/divide-two-number-using-binary-search-without-using-any-and-operator\/."},{"key":"e_1_2_12_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2024.3386060"},{"key":"e_1_2_12_38_2","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2020.3008119"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/jece\/8516078","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1155\/jece\/8516078","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/jece\/8516078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:36:55Z","timestamp":1773779815000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/jece\/8516078"}},"subtitle":[],"editor":[{"given":"Arpan","family":"Hazra","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":38,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1]]}},"alternative-id":["10.1155\/jece\/8516078"],"URL":"https:\/\/doi.org\/10.1155\/jece\/8516078","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"value":"2090-0147","type":"print"},{"value":"2090-0155","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]},"assertion":[{"value":"2024-09-10","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-12","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"8516078"}}