{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T13:40:57Z","timestamp":1777902057501,"version":"3.51.4"},"reference-count":86,"publisher":"SAGE Publications","issue":"9","license":[{"start":{"date-parts":[[2004,9,1]],"date-time":"2004-09-01T00:00:00Z","timestamp":1093996800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["SIMULATION"],"published-print":{"date-parts":[[2004,9]]},"abstract":"<jats:p>Designing a high-performance microprocessor is extremely time-consuming, taking at least several years. In this article, the authors discuss these issues and propose a solution for each of them. As such, they present a new simulation methodology for designing high-performance microprocessors by combining several recently proposed techniques, such as statistical simulation, representative workload design, trace sampling, and reduced input sets. The major contribution of this study is to present a holistic view on speeding up the architectural design phase in which the above-mentioned techniques are integrated in one single architectural design framework. In this methodology, the authors first identify a region of interest in the huge design space through statistical simulation. As such, the authors conclude that this methodology can reduce the total simulation time considerably. In addition to presenting this new architectural modeling and simulation approach, a survey of related work of this fast-growing research field is presented.<\/jats:p>","DOI":"10.1177\/0037549704044326","type":"journal-article","created":{"date-parts":[[2005,1,25]],"date-time":"2005-01-25T11:28:18Z","timestamp":1106652498000},"page":"451-468","source":"Crossref","is-referenced-by-count":4,"title":["Speeding Up Architectural Simulations for High-Performance Processors"],"prefix":"10.1177","volume":"80","author":[{"given":"Lieven","family":"Eeckhout","sequence":"first","affiliation":[{"name":"Department of Electronics and Information Systems (ELIS), Ghent                         University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium,"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"179","published-online":{"date-parts":[[2004,9,1]]},"reference":[{"key":"atypb1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982914"},{"key":"atypb2","doi-asserted-by":"publisher","DOI":"10.1109\/2.675632"},{"key":"atypb3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1999.768495"},{"key":"atypb4","doi-asserted-by":"publisher","DOI":"10.1109\/2.774915"},{"key":"atypb5","first-page":"50","volume-title":"Proceedings of the 16th IEEE VLSI Test Symposium","author":"Bose, P."},{"key":"atypb6","volume-title":"Computer architecture: A quantitative approach","author":"Hennessy, J. L.","year":"2003","edition":"3"},{"key":"atypb7","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"atypb8","first-page":"226","volume-title":"Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS \u201999)","author":"Bose, P."},{"key":"atypb9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"atypb10","unstructured":"Eeckhout, L. 2002. Accurate statistical workload modeling. Ph.D. diss., Ghent                 University, Belgium."},{"key":"atypb11","first-page":"90","volume-title":"Proceedings of the 1998 International Conference on Computer Design (ICCD-98)","author":"Kessler, R. E."},{"key":"atypb12","first-page":"266","volume-title":"Proceedings of the 28th Annual International Symposium on Computer Architecture (ISCA-28)","author":"Desikan, R."},{"key":"atypb13","first-page":"24","volume-title":"Proceedings of the 1993 ACM Conference on Measurement and Modeling of Computer Systems (SIGMETRICS \u201993)","author":"Sugumar, R. A."},{"key":"atypb14","first-page":"345","volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA-22)","author":"Uhlig, R."},{"key":"atypb15","volume-title":"36th Annual Simulation Symposium","author":"Eeckhout, L."},{"key":"atypb16","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"atypb17","first-page":"298","volume-title":"Proceedings of the third International Symposium on High-Performance Computer Architecture (HPCA-3)","author":"Noonburg, D. B."},{"key":"atypb18","doi-asserted-by":"publisher","DOI":"10.1109\/43.736182"},{"key":"atypb19","volume-title":"Workshop on Performance Analysis and its Impact on Design (PAID-98), in conjunction with the 25th Annual International Symposium on Computer Architecture (ISCA-25)","author":"Carl, R."},{"key":"atypb20","first-page":"15","volume-title":"Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT-2001)","author":"Nussbaum, S."},{"key":"atypb21","first-page":"89","volume-title":"Proceedings of the 35th Annual Simulation Symposium 2002","author":"Nussbaum, S."},{"key":"atypb22","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339656"},{"key":"atypb23","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"atypb24","first-page":"52","volume-title":"Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO-27)","author":"Noonburg, D. B."},{"key":"atypb25","doi-asserted-by":"publisher","DOI":"10.1109\/12.278481"},{"key":"atypb26","doi-asserted-by":"publisher","DOI":"10.1016\/0166-5316(94)90041-8"},{"key":"atypb27","first-page":"25","volume-title":"Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT-2001)","author":"Eeckhout, L."},{"key":"atypb28","first-page":"91","volume-title":"Proceedings of the IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems (MASCOTTS-1997)","author":"Squillante, M. S."},{"key":"atypb29","first-page":"380","volume-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA-25)","author":"Sorin, D. J."},{"key":"atypb30","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"atypb31","doi-asserted-by":"publisher","DOI":"10.1109\/40.782563"},{"key":"atypb32","first-page":"7","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA-29)","author":"Hartstein, A."},{"key":"atypb33","first-page":"2","volume-title":"Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT-1999)","author":"Michaud, P."},{"key":"atypb34","first-page":"313","volume-title":"Proceedings of the Sixth International Symposium on High-Performance Computer Architecture (HPCA-6)","author":"Neefs, H."},{"key":"atypb35","unstructured":"Conte, T. M. 1992. Systematic computer architecture prototyping. Ph.D. diss.,                 University of Illinois at Urbana-Champaign."},{"key":"atypb36","volume-title":"Abstraction via separable components: An empirical study of absolute and relative accuracy in processor performance modeling","author":"Brooks, D.","year":"2000"},{"key":"atypb37","first-page":"83","volume-title":"Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT-2002)","author":"Eeckhout, L."},{"key":"atypb38","volume-title":"Multivariate statistical methods: A primer","author":"Manly, B. F. J.","year":"1994","edition":"2"},{"key":"atypb39","author":"Eeckhout, L.","year":"2003","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"atypb40","doi-asserted-by":"publisher","DOI":"10.1145\/235543.235545"},{"key":"atypb41","volume-title":"Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA-9)","author":"Yi, J. J."},{"key":"atypb42","first-page":"3","volume-title":"Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT-2001)","author":"Sherwood, T."},{"key":"atypb43","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"atypb44","volume-title":"Profile-driven sampled trace generation","author":"Dubey, P. K.","year":"1995"},{"key":"atypb45","volume-title":"Evaluation and generation of reduced traces for benchmarks","author":"Iyengar, V. S.","year":"1996"},{"key":"atypb46","first-page":"62","volume-title":"Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA-2)","author":"Iyengar, V. S."},{"key":"atypb47","doi-asserted-by":"publisher","DOI":"10.1109\/40.888706"},{"key":"atypb48","volume-title":"IEEE 3rd Annual Workshop on Workload Characterization (WWC-2000), in conjunction with the International Conference on Computer Design (ICCD-2000)","author":"Lafage, T."},{"key":"atypb49","doi-asserted-by":"publisher","DOI":"10.1109\/12.8699"},{"key":"atypb50","volume-title":"Accelerating architectural simulation by parallel execution of trace samples","author":"Lauterbach, G.","year":"1993"},{"key":"atypb51","first-page":"248","volume-title":"Proceedings of the 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems","author":"Martonosi, M."},{"key":"atypb52","doi-asserted-by":"publisher","DOI":"10.1145\/175208.175214"},{"key":"atypb53","volume-title":"Time varying behavior of programs","author":"Sherwood, T.","year":"1999"},{"key":"atypb54","first-page":"45","volume-title":"Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X)","author":"Sherwood, T."},{"key":"atypb55","volume-title":"Proceedings of the First Workshop on Workload Characterization (WWC-1998), in conjunction with the 31st ACM\/IEEE Annual International Symposium on Microarchitecture (MICRO-31)","author":"Crowley, P."},{"key":"atypb56","first-page":"468","volume-title":"Proceedings of the 1996 International Conference on Computer Design (ICCD-96)","author":"Conte, T. M."},{"key":"atypb57","doi-asserted-by":"publisher","DOI":"10.1109\/12.286300"},{"key":"atypb58","first-page":"79","volume-title":"Proceedings of the 1991 SIG-METRICS Conference on Measurement and Modeling of Computer Systems","author":"Wood, D. A."},{"key":"atypb59","first-page":"39","volume-title":"Proceedings of the 11th International Parallel Processing Symposium (IPPS \u201997)","author":"Nguyen, A.-T."},{"key":"atypb60","first-page":"32","volume-title":"Proceedings of the 2001 International Conference on Computer Design (ICCD-2001)","author":"Haskins, J.W., Jr."},{"key":"atypb61","volume-title":"Memory reference reuse latency: Accelerated sampled microarchitecture simulation","author":"Haskins, J. W., Jr.","year":"2002"},{"key":"atypb62","volume-title":"High Performance Computing Symposium (HPC-2003)","author":"Eeckhout, L."},{"key":"atypb63","first-page":"83","volume-title":"Workload Characterization of Emerging Computer Applications, Proceedings of the IEEE 3rd Annual Workshop on Workload Characterization (WWC-2000), in conjunction with the International Conference on Computer Design (ICCD-2000)","author":"KleinOsowski, A. J."},{"key":"atypb64","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"atypb65","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178050"},{"key":"atypb66","volume-title":"Techniques for accurate, accelerated processor simulation: An analysis of reduced inputs and sampling","author":"Haskins, J. W., Jr.","year":"2002"},{"key":"atypb67","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"atypb68","doi-asserted-by":"publisher","DOI":"10.1109\/2.675634"},{"key":"atypb69","first-page":"83","volume-title":"Proceedings of the 31st Annual Simulation Symposium","author":"Moudgill, M."},{"key":"atypb70","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"atypb71","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"atypb72","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"atypb73","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"atypb74","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244807"},{"key":"atypb75","doi-asserted-by":"publisher","DOI":"10.1109\/40.768499"},{"key":"atypb76","first-page":"108","volume-title":"Proceedings of the 2002 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems","author":"Mauer, C. J."},{"key":"atypb77","doi-asserted-by":"publisher","DOI":"10.1109\/2.675637"},{"key":"atypb78","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379000"},{"key":"atypb79","first-page":"65","volume-title":"Proceedings of the IEEE Performance, Computers, and Communications Conference (IPCCC-1999)","author":"Bhargava, R."},{"key":"atypb80","volume-title":"Proceedings of the 1996 International Conference on Computer Design (ICCD-96)","author":"Black, B."},{"key":"atypb81","first-page":"1322","volume-title":"Proceedings of the 1999 Euro-Par Conference","author":"Combs, J."},{"key":"atypb82","first-page":"283","volume-title":"Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSVIII)","author":"Schnarr, E."},{"key":"atypb83","volume-title":"Performance evaluation of processor operation using trace pre-processing","author":"Bose, P.","year":"2000"},{"key":"atypb84","first-page":"72","volume-title":"Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS-2001)","author":"Loh, G."},{"key":"atypb85","doi-asserted-by":"publisher","DOI":"10.1145\/339331.339419"},{"key":"atypb86","unstructured":"Ofelt, D. J. 1999. Efficient performance prediction for modern                 microprocessors. Ph.D. diss., Stanford University."}],"container-title":["SIMULATION"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.1177\/0037549704044326","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.1177\/0037549704044326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T11:18:32Z","timestamp":1777634312000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.1177\/0037549704044326"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9]]},"references-count":86,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2004,9]]}},"alternative-id":["10.1177\/0037549704044326"],"URL":"https:\/\/doi.org\/10.1177\/0037549704044326","relation":{},"ISSN":["0037-5497","1741-3133"],"issn-type":[{"value":"0037-5497","type":"print"},{"value":"1741-3133","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004,9]]}}}