{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T05:49:20Z","timestamp":1740980960563,"version":"3.38.0"},"reference-count":39,"publisher":"SAGE Publications","issue":"10","license":[{"start":{"date-parts":[[2017,3,28]],"date-time":"2017-03-28T00:00:00Z","timestamp":1490659200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"content-domain":{"domain":["journals.sagepub.com"],"crossmark-restriction":true},"short-container-title":["SIMULATION"],"published-print":{"date-parts":[[2017,10]]},"abstract":"<jats:p> This contribution presents a simulation framework for code-level energy estimation of open-source MIPS-R2000, LEON3, and openMSP430 embedded soft-core processors. The method proposed in this work is generic and can be extended to other processors and architectures. The framework consists of two modules as follows. (i) An instruction-level power estimator module that estimates the average power consumption of individual machine instructions simulated using gate-level net-lists of the target processors. This module is used to create instruction-level power consumption databases of the target processor. (ii) A high-level energy estimation module parses the assembly code written for a target processor and gives the estimated energy consumed while taking the inherent data and control dependencies into consideration. Our proposed framework, therefore, provides rapid offline code-level energy estimation using simulations and avoids the low-level hardware estimation overheads. The energy estimation time efficiency of our proposed methodology is evaluated by using different benchmarks against the results of other existing energy estimation frameworks, such as SoftExplorer, TLM with the ISS-based simulation tool, SimplePower\/WATTCH, and EPEM. These results indicate that our proposed framework is roughly one to two orders of magnitude faster in energy estimation. From the accuracy perspective, our energy estimations lie, on average, within 2% of those obtained from WATTCH. The proposed tool is especially useful in estimating the algorithmic energy efficiency of various codes targeted at low\/moderate-end embedded systems, such as wireless sensor network nodes. <\/jats:p>","DOI":"10.1177\/0037549717699074","type":"journal-article","created":{"date-parts":[[2017,3,28]],"date-time":"2017-03-28T15:41:30Z","timestamp":1490715690000},"page":"809-823","update-policy":"https:\/\/doi.org\/10.1177\/sage-journals-update-policy","source":"Crossref","is-referenced-by-count":1,"title":["A simulation framework for code-level energy estimation of embedded soft-core processors"],"prefix":"10.1177","volume":"93","author":[{"given":"Muhammad Adeel","family":"Pasha","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Syed Babar Ali School of Science and Engineering, Lahore University of Management Sciences (LUMS), Pakistan"}]},{"given":"Umer","family":"Gul","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Syed Babar Ali School of Science and Engineering, Lahore University of Management Sciences (LUMS), Pakistan"}]},{"given":"Muhammad","family":"Mushahar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Syed Babar Ali School of Science and Engineering, Lahore University of Management Sciences (LUMS), Pakistan"}]},{"given":"Shahid","family":"Masud","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Syed Babar Ali School of Science and Engineering, Lahore University of Management Sciences (LUMS), Pakistan"}]}],"member":"179","published-online":{"date-parts":[[2017,3,28]]},"reference":[{"key":"bibr1-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"bibr2-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891093"},{"first-page":"693","volume-title":"Proceedings of the 47th design automation conference (DAC)","author":"Pasha MA","key":"bibr3-0037549717699074"},{"first-page":"431","volume-title":"Proceedings of the 2001 international conference on computer design (ICCD)","author":"Lorenz M","key":"bibr4-0037549717699074"},{"first-page":"93","volume-title":"Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture (MICRO)","author":"Isci C","key":"bibr5-0037549717699074"},{"first-page":"605","volume-title":"Proceedings of the 38th IEEE\/ACM design automation conference (DAC)","author":"Tan TK","key":"bibr6-0037549717699074"},{"first-page":"1","volume-title":"Proceedings of the 2011 conference on design and architectures for signal and image processing (DASIP)","author":"Rethinagiri SK","key":"bibr7-0037549717699074"},{"key":"bibr8-0037549717699074","unstructured":"Xilinx. Xilinx zynq-7000 all programmable soc zc702, https:\/\/www.xilinx.com\/products\/boards-andkits\/ek-z7-zc702-g.html (accessed 14 March 2017)."},{"key":"bibr9-0037549717699074","unstructured":"Miller KS. Mips architecture, http:\/\/pages.cs.wisc.edu\/~smoler\/x86text\/lect.notes\/MIPS.html (accessed 14 March 2017)."},{"journal-title":"Data Sheet","year":"2010","author":"Aeroflex Gaisler","key":"bibr10-0037549717699074"},{"key":"bibr11-0037549717699074","unstructured":"Olivier G. openmsp430: overview, Opencores, http:\/\/opencores.org\/project,openmsp430 (accessed 14 March 2017)."},{"key":"bibr12-0037549717699074","unstructured":"Lazaridis D. Mipsr2000: overview, Opencores, http:\/\/opencores.org\/project,mipsr2000 (accessed 14 March 2017)."},{"key":"bibr13-0037549717699074","unstructured":"Jones J. Introduction to the mips processor, https:\/\/www.scss.tcd.ie\/jeremy.jones\/vivio\/dlx\/dlxtutorial.htm (accessed 14 March 2017)."},{"key":"bibr14-0037549717699074","unstructured":"Mueller F. Sparc instruction types, http:\/\/moss.csc.ncsu.edu\/~mueller\/codeopt\/codeopt00\/notes\/sparc.html (accessed 14 March 2017)."},{"first-page":"27","volume-title":"Proceedings of the 2009 international symposium on performance evaluation of computer & telecommunication systems (SPECTS-2009)","author":"Sultan S","key":"bibr15-0037549717699074"},{"key":"bibr16-0037549717699074","unstructured":"Gaisler R. Leon3 processor, http:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3 (accessed 14 March 2017)."},{"key":"bibr17-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/43.736182"},{"first-page":"342","volume-title":"Proceedings of the international workshop on power and timing modeling, optimization and simulation (PATMOS)","author":"Senn E","key":"bibr18-0037549717699074"},{"key":"bibr19-0037549717699074","first-page":"10666","volume-title":"Proceedings of the conference on design, automation and test in Europe (DATE)","volume":"1","author":"Laurent J"},{"first-page":"239","volume-title":"Proceedings of the Great Lakes symposium on VLSI (GVLSI)","author":"Rethinagiri SK","key":"bibr20-0037549717699074"},{"first-page":"239","volume-title":"Proceedings of the Great Lakes symposium on VLSI (GVLSI)","author":"Rethinagiri SK","key":"bibr21-0037549717699074"},{"first-page":"535","volume-title":"Proceedings of the 15th international symposium on quality electronic design (ISQED)","author":"Rethinagiri SK","key":"bibr22-0037549717699074"},{"first-page":"1","volume-title":"Proceedings of the 24th international workshop on power, and timing modeling, optimization and simulation (PATMOS)","author":"Hesselbarth S","key":"bibr23-0037549717699074"},{"key":"bibr24-0037549717699074","volume":"58","author":"Kim M","year":"2012","journal-title":"IEEE Trans Consum Electron"},{"key":"bibr25-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxs116"},{"key":"bibr26-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.47"},{"key":"bibr27-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2285966"},{"key":"bibr28-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315629"},{"first-page":"587","volume-title":"Proceedings of the 22nd international conference on field programmable logic and applications (FPL)","author":"Powell A","key":"bibr29-0037549717699074"},{"key":"bibr30-0037549717699074","first-page":"882","volume-title":"IEEE transactions on circuits and systems II: Express briefs","volume":"60","author":"Rodrigues R"},{"first-page":"135","volume-title":"Proceedings of the 2001 international symposium on low power electronics and design (ISLPED)","author":"Joseph R","key":"bibr31-0037549717699074"},{"key":"bibr32-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-9586-7"},{"key":"bibr33-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"first-page":"1","volume-title":"Proceedings of the 2016 annual IEEE systems conference (SysCon)","author":"Yousaf A","key":"bibr34-0037549717699074"},{"first-page":"1","volume-title":"Proceedings of the 10th international conference on electrical engineering\/electronics, computer, telecommunications and information technology (ECTI-CON)","author":"Yousaf A","key":"bibr35-0037549717699074"},{"volume-title":"Computer architecture: a quantitative approach","year":"2011","author":"Patterson DA.","key":"bibr36-0037549717699074"},{"first-page":"59","volume-title":"Proceedings of the 21st international conference on VLSI design (VLSID)","author":"Mysore S","key":"bibr37-0037549717699074"},{"key":"bibr38-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.2000.926982"},{"key":"bibr39-0037549717699074","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"}],"container-title":["SIMULATION"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.1177\/0037549717699074","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/full-xml\/10.1177\/0037549717699074","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.1177\/0037549717699074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T19:03:51Z","timestamp":1740942231000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.1177\/0037549717699074"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,28]]},"references-count":39,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2017,10]]}},"alternative-id":["10.1177\/0037549717699074"],"URL":"https:\/\/doi.org\/10.1177\/0037549717699074","relation":{},"ISSN":["0037-5497","1741-3133"],"issn-type":[{"type":"print","value":"0037-5497"},{"type":"electronic","value":"1741-3133"}],"subject":[],"published":{"date-parts":[[2017,3,28]]}}}