{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T04:42:16Z","timestamp":1777696936051,"version":"3.51.4"},"reference-count":55,"publisher":"SAGE Publications","issue":"3","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"funder":[{"name":"onsemi","award":["N\/A"],"award-info":[{"award-number":["N\/A"]}]},{"name":"SenSIP Center","award":["N\/A"],"award-info":[{"award-number":["N\/A"]}]}],"content-domain":{"domain":["journals.sagepub.com"],"crossmark-restriction":true},"short-container-title":["Intelligent Decision Technologies"],"published-print":{"date-parts":[[2025,5]]},"abstract":"<jats:p>Circuit design optimization and circuit sizing of complex system architectures often demand significant computational resources, effort, and time to meet the desired design specifications. Electronic design automation (EDA) tools with machine learning algorithms have recently gained much attention for optimizing complex circuits. Standard machine learning algorithms often require a large amount of data for training, whereas collecting data for circuit sizing and design optimization is expensive, which calls for data-efficient methods. In this paper, we explore the application of Bayesian optimization (BO), a sequential data-efficient approach combined with a weighted figure of merit metric, to tackle the challenges of circuit optimization. Further, we investigate the performance of high-dimensional Bayesian optimization technique as the dimensionality of parameter space increases. We also compare the performance of the Bayesian method against the genetic algorithm. Empirical results demonstrate that Bayesian methods achieve near-optimal results with a low training budget and significantly reduce the time required compared to manual methods.<\/jats:p>","DOI":"10.1177\/18724981251328140","type":"journal-article","created":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T12:45:36Z","timestamp":1743511536000},"page":"1271-1282","update-policy":"https:\/\/doi.org\/10.1177\/sage-journals-update-policy","source":"Crossref","is-referenced-by-count":0,"title":["High dimensional Bayesian optimization for circuit design"],"prefix":"10.1177","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2046-2504","authenticated-orcid":false,"given":"Mohit","family":"Malu","sequence":"first","affiliation":[{"name":"ECEE, SenSIP Center, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5988-0860","authenticated-orcid":false,"given":"Diann","family":"Dow","sequence":"additional","affiliation":[{"name":"onsemi, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1347-2325","authenticated-orcid":false,"given":"Prateek","family":"Sharma","sequence":"additional","affiliation":[{"name":"onsemi, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0626-0513","authenticated-orcid":false,"given":"Alexis","family":"Cottam","sequence":"additional","affiliation":[{"name":"onsemi, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7236-4017","authenticated-orcid":false,"given":"Mat","family":"Binggeli","sequence":"additional","affiliation":[{"name":"onsemi, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gautam","family":"Dasarathy","sequence":"additional","affiliation":[{"name":"ECEE, SenSIP Center, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giulia","family":"Pedrielli","sequence":"additional","affiliation":[{"name":"SCAI, Arizona State University, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Spanias","sequence":"additional","affiliation":[{"name":"ECEE, SenSIP Center, Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"179","published-online":{"date-parts":[[2025,4]]},"reference":[{"key":"e_1_3_3_2_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"e_1_3_3_3_2","doi-asserted-by":"crossref","unstructured":"Bao Z Watanabe T. A new approach for circuit design optimization using genetic algorithm. In: 2008 International SoC design conference Vol 1. 2008 pp.I\u2013383. IEEE.","DOI":"10.1109\/SOCDC.2008.4815652"},{"key":"e_1_3_3_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.124423"},{"key":"e_1_3_3_5_2","doi-asserted-by":"publisher","DOI":"10.1287\/opre.1050.0254"},{"key":"e_1_3_3_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.102664"},{"key":"e_1_3_3_7_2","unstructured":"Kim J Lee J Vandenberghe L et\u00a0al. Techniques for improving the accuracy of geometric-programming based analog circuit design optimization. In: IEEE\/ACM international conference on computer aided design 2004. ICCAD-2004 pp.863\u2013870. IEEE."},{"key":"e_1_3_3_8_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.01.001"},{"key":"e_1_3_3_9_2","doi-asserted-by":"crossref","unstructured":"McConaghy T Gielen G. Analysis of simulation-driven numerical performance modeling techniques for application to analog circuit optimization. In: 2005 IEEE international symposium on circuits and systems pp.1298\u20131301. IEEE.","DOI":"10.1109\/ISCAS.2005.1464833"},{"key":"e_1_3_3_10_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11030435"},{"key":"e_1_3_3_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"e_1_3_3_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"e_1_3_3_13_2","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_3_14_2","doi-asserted-by":"publisher","DOI":"10.1080\/00401706.2000.10485979"},{"key":"e_1_3_3_15_2","doi-asserted-by":"publisher","DOI":"10.1080\/00207543.2022.2044537"},{"key":"e_1_3_3_16_2","first-page":"1","article-title":"A novel improved hbmo algorithm regarding generation expansion planning in deregulated energy networks","volume":"11","author":"Kavitha M","year":"2023","unstructured":"Kavitha M, Mahendra S, Chupradit S, et al. A novel improved hbmo algorithm regarding generation expansion planning in deregulated energy networks. J Oper Autom Power Eng 2023; 11(Special Issue): 1\u20137.","journal-title":"J Oper Autom Power Eng"},{"key":"e_1_3_3_17_2","doi-asserted-by":"publisher","DOI":"10.3390\/su14116672"},{"key":"e_1_3_3_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00366-022-01604-x"},{"key":"e_1_3_3_19_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-021-01914-y"},{"key":"e_1_3_3_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2022.3165636"},{"key":"e_1_3_3_21_2","unstructured":"Lyu W Yang F Yan C et\u00a0al. Batch bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design. In: International conference on machine learning pp.3306\u20133314. PMLR."},{"key":"e_1_3_3_22_2","doi-asserted-by":"crossref","unstructured":"Lyu W Yang F Yan C et\u00a0al. Multi-objective bayesian optimization for analog\/rf circuit synthesis. In: Proceedings of the 55th annual design automation conference. pp.1\u20136.","DOI":"10.1145\/3195970.3196078"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3147431"},{"key":"e_1_3_3_24_2","doi-asserted-by":"crossref","unstructured":"He B Zhang S Yang F et\u00a0al. An efficient bayesian optimization approach for analog circuit synthesis via sparse gaussian process modeling. In: 2020 Design automation & test in Europe conference & exhibition (DATE) pp.67\u201372. IEEE.","DOI":"10.23919\/DATE48585.2020.9116366"},{"key":"e_1_3_3_25_2","doi-asserted-by":"crossref","unstructured":"Huang J Zhang S Tao C et\u00a0al. Bayesian optimization approach for analog circuit design using multi-task gaussian process. In: 2021 IEEE international symposium on circuits and systems (ISCAS) pp.1\u20135. IEEE.","DOI":"10.1109\/ISCAS51556.2021.9401205"},{"key":"e_1_3_3_26_2","doi-asserted-by":"crossref","unstructured":"Huang J Yang F Yan C et\u00a0al. A robust batch bayesian optimization for analog circuit synthesis via local penalization. In: Proceedings of the 26th Asia and south pacific design automation conference. pp.146\u2013151.","DOI":"10.1145\/3394885.3431543"},{"key":"e_1_3_3_27_2","doi-asserted-by":"crossref","unstructured":"Liu M Zhu K Tang X et\u00a0al. Closing the design loop: bayesian optimization assisted hierarchical analog layout synthesis. In: 2020 57th ACM\/IEEE design automation conference (DAC) pp.1\u20136. IEEE.","DOI":"10.1109\/DAC18072.2020.9218621"},{"key":"e_1_3_3_28_2","doi-asserted-by":"crossref","unstructured":"Liu M Turner WJ Kokai GF et\u00a0al. Parasitic-aware analog circuit sizing with graph neural networks and bayesian optimization. In: 2021 Design automation & test in Europe conference & exhibition (DATE) pp.1372\u20131377. IEEE.","DOI":"10.23919\/DATE51398.2021.9474253"},{"key":"e_1_3_3_29_2","doi-asserted-by":"crossref","unstructured":"Ma Y Yu Z Yu B. Cad tool design space exploration via bayesian optimization. In: 2019 ACM\/IEEE 1st workshop on machine learning for CAD (MLCAD) pp.1\u20136. IEEE.","DOI":"10.1109\/MLCAD48534.2019.9142051"},{"key":"e_1_3_3_30_2","doi-asserted-by":"crossref","unstructured":"Touloupas K Chouridis N Sotiriadis PP. Local bayesian optimization for analog circuit sizing. In: 2021 58th ACM\/IEEE design automation conference (DAC) pp.1237\u20131242. IEEE.","DOI":"10.1109\/DAC18074.2021.9586172"},{"key":"e_1_3_3_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3121263"},{"key":"e_1_3_3_32_2","unstructured":"Wang H Yang J Lee HS et\u00a0al. Learning to design circuits. arXiv preprint arXiv:181202734 2018."},{"key":"e_1_3_3_33_2","doi-asserted-by":"crossref","unstructured":"Wang Y Yan C Zhou D et\u00a0al. High-dimensional bayesian optimization for automated analog circuit design via add-graph structure. In: 2021 IEEE 14th international conference on ASIC (ASICON) pp.1\u20134. IEEE.","DOI":"10.1109\/ASICON52560.2021.9620425"},{"key":"e_1_3_3_34_2","unstructured":"Xing WW Jin X Liu Y et\u00a0al. Boa-pta a bayesian optimization accelerated error-free spice solver. arXiv preprint arXiv:210800257 2021."},{"key":"e_1_3_3_35_2","doi-asserted-by":"crossref","unstructured":"Zhang S Yang F Yan C et\u00a0al. Lineasybo: scalable bayesian optimization approach for analog circuit synthesis via one-dimensional subspaces. In: Proceedings of the 2022 ACM\/IEEE workshop on machine learning for CAD pp.27\u201334.","DOI":"10.1145\/3551901.3556496"},{"key":"e_1_3_3_36_2","first-page":"1","article-title":"An efficient batch-constrained bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble","volume":"41","author":"Zhang S","year":"2021","unstructured":"Zhang S, Yang F, Yan C, et\u00a0al. An efficient batch-constrained bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble. IEEE Trans Comput-Aid Des Integr Circuits Syst 2021; 41: 1\u201314.","journal-title":"IEEE Trans Comput-Aid Des Integr Circuits Syst"},{"key":"e_1_3_3_37_2","doi-asserted-by":"crossref","unstructured":"Zhang S Yang F Zhou D et\u00a0al. An efficient asynchronous batch bayesian optimization approach for analog circuit synthesis. In: 2020 57th ACM\/IEEE design automation conference (DAC) pp.1\u20136. IEEE.","DOI":"10.1109\/DAC18072.2020.9218592"},{"key":"e_1_3_3_38_2","doi-asserted-by":"crossref","unstructured":"Zhang S Lyu W Yang F et\u00a0al. An efficient multi-fidelity bayesian optimization approach for analog circuit synthesis. In: Proceedings of the 56th annual design automation conference 2019 pp. 1\u20136.","DOI":"10.1145\/3316781.3317765"},{"key":"e_1_3_3_39_2","doi-asserted-by":"crossref","unstructured":"Zhang S Lyu W Yang F et\u00a0al. Bayesian optimization approach for analog circuit synthesis using neural network. In: 2019 Design automation & test in Europe conference & exhibition (DATE) pp.1463\u20131468. IEEE.","DOI":"10.23919\/DATE.2019.8714788"},{"key":"e_1_3_3_40_2","doi-asserted-by":"crossref","unstructured":"Zhao J Yan C Bi Z et\u00a0al. A novel and efficient bayesian optimization approach for analog designs with multi-testbench. In: 2022 27th Asia and south pacific design automation conference (ASP-DAC) pp.86\u201391. IEEE.","DOI":"10.1109\/ASP-DAC52403.2022.9712590"},{"key":"e_1_3_3_41_2","doi-asserted-by":"crossref","unstructured":"Malu M Dasarathy G Spanias A. Bayesian optimization in high-dimensional spaces: a brief survey. In: 2021 12th International conference on information intelligence systems & applications (IISA) pp.1\u20138. IEEE.","DOI":"10.1109\/IISA52424.2021.9555522"},{"key":"e_1_3_3_42_2","doi-asserted-by":"publisher","DOI":"10.1613\/jair.4806"},{"key":"e_1_3_3_43_2","unstructured":"Kandasamy K Schneider J P\u00f3czos B. High dimensional bayesian optimisation and bandits via additive models. In: International conference on machine learning pp.295\u2013304. PMLR."},{"key":"e_1_3_3_44_2","doi-asserted-by":"crossref","unstructured":"Li C Gupta S Rana S et\u00a0al. High dimensional bayesian optimization using dropout. arXiv preprint arXiv:180205400 2018.","DOI":"10.24963\/ijcai.2017\/291"},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-24494-1"},{"key":"e_1_3_3_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"e_1_3_3_47_2","unstructured":"Brochu E Cora VM De Freitas N. A tutorial on bayesian optimization of expensive cost functions with application to active user modeling and hierarchical reinforcement learning. arXiv preprint arXiv:10122599 2010."},{"key":"e_1_3_3_48_2","unstructured":"Frazier PI. A tutorial on bayesian optimization. arXiv preprint arXiv:180702811 2018."},{"key":"e_1_3_3_49_2","unstructured":"Bergstra J Yamins D Cox D. Making a science of model search: Hyperparameter optimization in hundreds of dimensions for vision architectures. In: International conference on machine learning pp.115\u2013123. PMLR."},{"key":"e_1_3_3_50_2","doi-asserted-by":"crossref","unstructured":"Lam R Poloczek M Frazier P et\u00a0al. Advances in bayesian optimization with applications in aerospace engineering. In: 2018 AIAA Non-Deterministic approaches conference p.1656.","DOI":"10.2514\/6.2018-1656"},{"key":"e_1_3_3_51_2","doi-asserted-by":"crossref","unstructured":"Imani M Ghoreishi SF. Bayesian optimization objective-based experimental design. In: 2020 American control conference (ACC) pp.3405\u20133411. IEEE.","DOI":"10.23919\/ACC45564.2020.9147824"},{"key":"e_1_3_3_52_2","unstructured":"Griffiths RR Hern\u00e1ndez-Lobato JM. Constrained bayesian optimization for automatic chemical design. arXiv preprint arXiv:170905501 2017."},{"key":"e_1_3_3_53_2","unstructured":"Srinivas N Krause A Kakade SM et\u00a0al. Gaussian process optimization in the bandit setting: no regret and experimental design. arXiv preprint arXiv:09123995 2009."},{"key":"e_1_3_3_54_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01099263"},{"key":"e_1_3_3_55_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF00941892"},{"key":"e_1_3_3_56_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01589116"}],"container-title":["Intelligent Decision Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.1177\/18724981251328140","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/full-xml\/10.1177\/18724981251328140","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.1177\/18724981251328140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T09:21:22Z","timestamp":1777454482000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.1177\/18724981251328140"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":55,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025,5]]}},"alternative-id":["10.1177\/18724981251328140"],"URL":"https:\/\/doi.org\/10.1177\/18724981251328140","relation":{},"ISSN":["1872-4981","1875-8843"],"issn-type":[{"value":"1872-4981","type":"print"},{"value":"1875-8843","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}