{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T22:29:03Z","timestamp":1648765743164},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T00:00:00Z","timestamp":1333584000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Embedded Systems"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1186\/1687-3963-2012-3","type":"journal-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T12:14:16Z","timestamp":1333628056000},"source":"Crossref","is-referenced-by-count":3,"title":["Implementation of a reconfigurable ASIP for high throughput low power DFT\/DCT\/FIR engine"],"prefix":"10.1186","volume":"2012","author":[{"given":"Hanan M","family":"Hassan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karim","family":"Mohammed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed F","family":"Shalash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,4,5]]},"reference":[{"key":"4_CR1","first-page":"68","volume-title":"Proceedings of the IEEE SoutheastCon","author":"X Liu","year":"2010","unstructured":"Liu X, Wang Y: Memory Access Reduction Method for efficient implementation of Vector-Radix 2D fast cosine transform pruning on DSP. Proceedings of the IEEE SoutheastCon 2010, 68-72."},{"key":"4_CR2","first-page":"545","volume":"7","author":"YP Hsu","year":"2008","unstructured":"Hsu YP, Lin SY: Implementation of Low-Memory Reference FFT on Digital Signal Processor. Journal of Computer Science 2008, 7: 545-549.","journal-title":"Journal of Computer Science"},{"key":"4_CR3","doi-asserted-by":"publisher","first-page":"216","DOI":"10.1109\/JPROC.2004.840301","volume":"93","author":"M Frigo","year":"2005","unstructured":"Frigo M, Johnson SG: The Design and Implementation of FFTW3. Proceedings of the IEEE 2005, 93: 216-231.","journal-title":"Proceedings of the IEEE"},{"issue":"5","key":"4_CR4","doi-asserted-by":"publisher","first-page":"911","DOI":"10.1109\/TCSI.2005.846667","volume":"52","author":"BG Jo","year":"2005","unstructured":"Jo BG, Sunwoo MH: New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy. IEEE Transactions on Circuits and Systems 2005, 52(5):911-919.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"4_CR5","first-page":"1133","volume-title":"IEEE International Symposium on Circuits and Systems ISCAS","author":"AT Jacobson","year":"2009","unstructured":"Jacobson AT, Truong DN, Baas BM: The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor. IEEE International Symposium on Circuits and Systems ISCAS 2009, 1133-1136."},{"key":"4_CR6","first-page":"324","volume":"2","author":"T Hangpei","year":"2009","unstructured":"Hangpei T, Deyuan G, Yian Z: Gaining Flexibility and Performance of Computing Using Application-Specific Instructions and Reconfigurable Architecture. International Journal of Hybrid Information Technology 2009, 2: 324-329.","journal-title":"International Journal of Hybrid Information Technology"},{"issue":"3","key":"4_CR7","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1109\/TVLSI.2007.893619","volume":"15","author":"ASY Poon","year":"2007","unstructured":"Poon ASY: An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications. (IEEE) Trans VLSI 2007, 15(3):319-327.","journal-title":"(IEEE) Trans VLSI"},{"key":"4_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/DATE.2006.243814","volume":"2","author":"DL Iacono","year":"2006","unstructured":"Iacono DL, Zory J, Messina E, Piazzese N, Saia G, Bettinelli A: ASIP Architecture for Multi-Standard Wireless Terminals. Design, Automation and Test in Europe (DATE '06) 2006, 2: 1-6.","journal-title":"Design, Automation and Test in Europe (DATE '06)"},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/APCCAS.2010.5774751","volume-title":"Asia Pacific Conference on Circuits and Systems APCCAS 2010","author":"HM Hassan","year":"2010","unstructured":"Hassan HM, Shalash AF, Hamed HM: Design architecture of generic DFT\/DCT 1D and 2D engine controlled by SW instructions. Asia Pacific Conference on Circuits and Systems APCCAS 2010 2010, 84-87."},{"key":"4_CR10","doi-asserted-by":"publisher","first-page":"1255","DOI":"10.1109\/ISCAS.2011.5937798","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS) 2011","author":"HM Hassan","year":"2011","unstructured":"Hassan HM, Shalash AF, Mohamed K: FPGA Implementation of an ASIP for high throughput DFT\/DCT 1D\/2D engine. IEEE International Symposium on Circuits and Systems (ISCAS) 2011 2011, 1255-1258."},{"key":"4_CR11","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"JW Cooley","year":"1965","unstructured":"Cooley JW, Tukey JW: An Algorithm for Machine Computation of Complex Fourier Series. Mathematics of Computation 1965, 19: 297-301.","journal-title":"Mathematics of Computation"},{"issue":"3","key":"4_CR12","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/78.489021","volume":"44","author":"T Nguyen","year":"1996","unstructured":"Nguyen T, Koilpillai RD: The theory and Design of Aribitrary-length cosine-modulated filter Banks and wavelets, satisfying perfect reconstruction. IEEE Transaction on signal processing 1996, 44(3):473-483.","journal-title":"IEEE Transaction on signal processing"},{"key":"4_CR13","first-page":"101","volume-title":"IEEE International Conference on Application-specific Systems, Architectures and Processors ASAP","author":"S Braganza","year":"2007","unstructured":"Braganza S, Leeser M: The 1D Discrete Cosine Transform for Large Point Sizes Implemented on Reconfigurable Hardware. IEEE International Conference on Application-specific Systems, Architectures and Processors ASAP 2007, 101-106."},{"key":"4_CR14","first-page":"654","volume":"19","author":"Li Weidong","year":"1999","unstructured":"Weidong Li, Wanhammar L: A PIPELINE FFT PROCESSOR. IEEE Workshop on Signal Processing Systems, 1999. SiPS 99 1999, 19: 654-662.","journal-title":"IEEE Workshop on Signal Processing Systems, 1999. SiPS 99"},{"key":"4_CR15","first-page":"47","volume-title":"Proc International Symposium on Circuits and Systems","author":"R Chidambaram","year":"2006","unstructured":"Chidambaram R, Leuken RV, Quax M, Held I, Huisken J: A multistandard FFT processor for wireless system-on-chip implementations. Proc International Symposium on Circuits and Systems 2006, 47."},{"key":"4_CR16","first-page":"131","volume-title":"Proceedings of the IEEE 1998 Custom Integrated Circuits Conference","author":"S He","year":"1998","unstructured":"He S, Torkelson M: Design and Implementation of a 1024-point Pipeline FFT Processor. Proceedings of the IEEE 1998 Custom Integrated Circuits Conference 1998, 131-134."},{"key":"4_CR17","doi-asserted-by":"publisher","first-page":"1779","DOI":"10.1109\/TCSI.2009.2034884","volume":"57","author":"JM Lin","year":"2010","unstructured":"Lin JM, Yu HY, Wu YJ, Ma HP: A Power Efficient Baseband Engine for Multiuser Mobile MIMOOFDMA Communications. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMSI 2010, 57: 1779-1792.","journal-title":"IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMSI"},{"key":"4_CR18","volume-title":"WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS","author":"TY Sung","year":"2009","unstructured":"Sung TY, Hsin HC, Ko LT: Reconfigurable VLSI Architecture for FFT Processor. WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS 2009., 8:"},{"key":"4_CR19","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/SIPS.2006.352556","volume-title":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2006. SIPS '06","author":"YH Lee","year":"2006","unstructured":"Lee YH, Yu TH, Huang KK, Wu AY: Rapid IP Design of Variable-length Cached-FFT Processor for OFDM-based Communication Systems. IEEE Workshop on Signal Processing Systems Design and Implementation, 2006. SIPS '06 2006, 62-65."},{"key":"4_CR20","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/JSSC.2005.862344","volume":"41","author":"G Zhong","year":"2006","unstructured":"Zhong G, Xu F, Willson AN Jr: A power-scalable reconfigurable FFT\/IFFT IC based on a multi-processorring. IEEE Journal of Solid-State Circuits (JSSC) 2006, 41: 483-495.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"4_CR21","first-page":"2513","volume-title":"IEEE International Symposium on Circuits and Systems ISCAS","author":"X Guan","year":"2009","unstructured":"Guan X, Lin H, Fei Y: Design of an Application-specific Instruction Set Processor for High-throughput and Scalable FFT. IEEE International Symposium on Circuits and Systems ISCAS 2009, 2513-2516."},{"key":"4_CR22","first-page":"349","volume-title":"International Conference on Signal Processing, Communications and Networking ICSCN","author":"S Shah","year":"2008","unstructured":"Shah S, Venkatesan P, Sundar D, Kannan M: Low Latency, High Throughput, and Less Complex VLSI Architecture for 2D-DFT. International Conference on Signal Processing, Communications and Networking ICSCN 2008, 349-353."},{"key":"4_CR23","first-page":"33","volume-title":"IEEE International Conference on the Image Processing","author":"S Shah","year":"2005","unstructured":"Shah S, Venkatesan P, Sundar D, Kannan M: A Fingerprint Recognition Algorithm Using Phase-BasedImage Matching for Low-Quality Fingerprints. IEEE International Conference on the Image Processing 2005, 33-36."},{"key":"4_CR24","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1109\/ISVLSI.2007.13","volume-title":"IEEE Computer Society Annual Symposium on VLSI","author":"A Tumeo","year":"2007","unstructured":"Tumeo A, Monchiero M, Palermo G, Ferrandi F, Sciuto D: A Pipelined Fast 2D-DCT Accelerator for FPGA-based SoCs. IEEE Computer Society Annual Symposium on VLSI 2007, 331-336."},{"key":"4_CR25","volume-title":"proc VLSI\/CAD symposium","author":"YJ Cho","year":"2007","unstructured":"Cho YJ, Yu CL, Yu TH, Zhan CZ, Wu AYA: Efficient Fast Fourier Transform Processor Design for DVB-H System. proc VLSI\/CAD symposium 2007."},{"key":"4_CR26","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1049\/ip-vis:20045148","volume":"153","author":"TY sung","year":"2006","unstructured":"sung TY: Memory-efficient and high-speed split-radix FFT\/IFFT processor based on pipeline CORDIC rotations. IEEE proceedings, Image Signal Process 2006, 153: 405-410.","journal-title":"IEEE proceedings, Image Signal Process"}],"container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-3963-2012-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-3963-2012-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-3963-2012-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,4,30]],"date-time":"2017-04-30T21:18:44Z","timestamp":1493587124000},"score":1,"resource":{"primary":{"URL":"https:\/\/jes-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-3963-2012-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4,5]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["4"],"URL":"https:\/\/doi.org\/10.1186\/1687-3963-2012-3","relation":{},"ISSN":["1687-3963"],"issn-type":[{"value":"1687-3963","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,5]]},"article-number":"3"}}