{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:58:47Z","timestamp":1725627527055},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,11,10]],"date-time":"2011-11-10T00:00:00Z","timestamp":1320883200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Image Video Proc."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1186\/1687-5281-2011-19","type":"journal-article","created":{"date-parts":[[2011,12,14]],"date-time":"2011-12-14T19:23:06Z","timestamp":1323890586000},"source":"Crossref","is-referenced-by-count":9,"title":["Pipeline synthesis and optimization of FPGA-based video processing applications with CAL"],"prefix":"10.1186","volume":"2011","author":[{"given":"Ab Al-Hadi","family":"Ab Rahman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anatoly","family":"Prihozhy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Mattavelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,11,10]]},"reference":[{"key":"18_CR1","first-page":"1","volume-title":"2010 Conference on PhD Research in Microelectronics and Electronics (PRIME)","author":"A Ab-Rahman","year":"2010","unstructured":"Ab-Rahman A, Thavot R, Mattavelli M, Faure P: Hardware and software synthesis of image filters from cal dataflow specification. 2010 Conference on PhD Research in Microelectronics and Electronics (PRIME) 2010, 1-4."},{"key":"18_CR2","volume-title":"CAL Language Report: Specification of the CAL Actor Language","author":"J Eker","year":"2003","unstructured":"Eker J, Janneck J: CAL Language Report: Specification of the CAL Actor Language. University of California-Berkeley; 2003."},{"key":"18_CR3","first-page":"29","volume-title":"Proceedings of the Swedish Workshop on Multicore Computing","author":"S Bhattarcharyya","year":"2008","unstructured":"Bhattarcharyya S, Brebner G, Janneck J, Eker J, Platen CV, Mattavelli M, Raulet M: Opendf a dataflow toolset for reconfigurable hardware and multicore systems. Proceedings of the Swedish Workshop on Multicore Computing 2008, 29-35."},{"key":"18_CR4","volume-title":"CAL Coding Practices Guide: Hardware Programming in the CAL Actor Language","author":"D Parlour","year":"2003","unstructured":"Parlour D: CAL Coding Practices Guide: Hardware Programming in the CAL Actor Language. Xilinx Inc.; 2003."},{"key":"18_CR5","doi-asserted-by":"publisher","first-page":"1279","DOI":"10.1109\/43.240075","volume":"12","author":"C-T Hwang","year":"1993","unstructured":"Hwang C-T, Hsu Y-C, Lin Y-L: Pls: a scheduler for pipeline synthesis. IEEE Trans Comput-Aided Design Integrated Circuits Syst 1993, 12: 1279-1286. 10.1109\/43.240075","journal-title":"IEEE Trans Comput-Aided Design Integrated Circuits Syst"},{"key":"18_CR6","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1109\/43.3169","volume":"7","author":"N Park","year":"1988","unstructured":"Park N, Parker AC: Sehwa: a software package for synthesis of pipelines from behavioral specifications. IEEE Trans Comput-Aided Design 1988, 7: 358-370.","journal-title":"IEEE Trans Comput-Aided Design"},{"key":"18_CR7","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"PG Paulin","year":"1989","unstructured":"Paulin PG, Knight JP: Force-directed scheduling for the behavioral synthesis of asic's. IEEE Trans Comput-Aided Design 1989, 8: 661-679. 10.1109\/43.31522","journal-title":"IEEE Trans Comput-Aided Design"},{"key":"18_CR8","first-page":"24","volume-title":"Proceedings of the ICCAD-89","author":"KS Hwang","year":"1989","unstructured":"Hwang KS, Casavant AE, Chang C-T: MA d'Abreu, Scheduling and hardware sharing in pipelined data paths. Proceedings of the ICCAD-89 1989, 24-27."},{"key":"18_CR9","first-page":"382","volume-title":"Proceedings of the IEEE ISCAS","author":"EM Girczyc","year":"1987","unstructured":"Girczyc EM: Loop winding--a data flow approach to functional pipelining. Proceedings of the IEEE ISCAS 1987, 382-385."},{"key":"18_CR10","first-page":"444","volume-title":"Proceedings of the 27th Design Automation Conference","author":"R Potasman","year":"1990","unstructured":"Potasman R, Lis J, Aiken A, Nicolau A: Loop winding--a data flow approach to functional pipelining. Proceedings of the 27th Design Automation Conference 1990, 444-449."},{"key":"18_CR11","volume-title":"Proceedings of the 1988 ACM SIGPLAN Conference on Programming Language Design and Implementation","author":"A Aiken","year":"1988","unstructured":"Aiken A, Nicolau A: Optimal loop parallelization. Proceedings of the 1988 ACM SIGPLAN Conference on Programming Language Design and Implementation 1988."},{"key":"18_CR12","doi-asserted-by":"publisher","first-page":"431","DOI":"10.1109\/43.29596","volume":"8","author":"BS Haroun","year":"1989","unstructured":"Haroun BS, Elmasry MI: Architectural synthesis for dsp silicon compiler. IEEE Trans Comput-Aided Design 1989, 8: 431-447. 10.1109\/43.29596","journal-title":"IEEE Trans Comput-Aided Design"},{"key":"18_CR13","doi-asserted-by":"publisher","first-page":"925","DOI":"10.1109\/43.59069","volume":"9","author":"G Goossens","year":"1990","unstructured":"Goossens G, Rabaey J, Vandewalle J, Man HD: An efficient micro-code compiler for applications specific dsp processors. IEEE Trans Comput-Aided Design 1990, 9: 925-937. 10.1109\/43.59069","journal-title":"IEEE Trans Comput-Aided Design"},{"key":"18_CR14","first-page":"292","volume":"12","author":"H-S Jun","year":"1994","unstructured":"Jun H-S, Hwang S-Y: Design of a pipelined datapath synthesis system for digital signal processing. IEEE Trans Comput-Aided Design Integrated Circuits Syst 1994, 12: 292-303.","journal-title":"IEEE Trans Comput-Aided Design Integrated Circuits Syst"},{"issue":"1","key":"18_CR15","first-page":"41","volume":"1","author":"CE Leiserson","year":"1983","unstructured":"Leiserson CE, Saxe JB: Optimizing synchronous systems. J VLSI Comput Syst 1983, 1(1):41-67.","journal-title":"J VLSI Comput Syst"},{"key":"18_CR16","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/43.277605","volume":"12","author":"S Malik","year":"1993","unstructured":"Malik S, Singh KJ, Brayton RK, Sangiovanni-Vincentelli A: Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis. IEEE Trans Comput-Aided Design Integrated Circuits Syst 1993, 12: 568-578. 10.1109\/43.277605","journal-title":"IEEE Trans Comput-Aided Design Integrated Circuits Syst"},{"issue":"1-2","key":"18_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/S0167-9260(97)00002-3","volume":"22","author":"N Shenoy","year":"1997","unstructured":"Shenoy N: Retiming: theory and practice. VLSI J Integr 1997, 22(1-2):1-21. 10.1016\/S0167-9260(97)00002-3","journal-title":"VLSI J Integr"},{"key":"18_CR18","first-page":"471","volume-title":"Proceedings of IFIP Congress 74","author":"G Kahn","year":"1974","unstructured":"Kahn G: The semantics of a simple language for parallel programming. Proceedings of IFIP Congress 74 1974, 471-475."},{"key":"18_CR19","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1145\/348019.348058","volume":"5","author":"SA Blythe","year":"2000","unstructured":"Blythe SA, Walker RA: Efficient optimal design space characterization methodologies. ACM Trans Des Autom Electron Syst 2000, 5: 322-336. 10.1145\/348019.348058","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"18_CR20","first-page":"364","volume":"2","author":"G Ascia","year":"2002","unstructured":"Ascia G, Catania V, Palesi M: Design space exploration methodologies for ip-based system-on-a-chip. IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002 2002, 2: 364-367.","journal-title":"IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002"},{"key":"18_CR21","first-page":"428","volume-title":"ASIC\/SOC Conference, 2001. Proceedings. 14th Annual IEEE International","author":"V Mathur","year":"2001","unstructured":"Mathur V, Prasanna V: A hierarchical simulation framework for application development on system-on-chip architectures. ASIC\/SOC Conference, 2001. Proceedings. 14th Annual IEEE International 2001, 428-434."},{"key":"18_CR22","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee EA, Messerschmitt DG: Synchronous data flow. Proc IEEE 1987, 75: 1235-1245.","journal-title":"Proc IEEE"},{"key":"18_CR23","first-page":"880","volume-title":"Proceedings - Design Automation Conferece","author":"L Thiele","year":"2002","unstructured":"Thiele L, Chakraborty S, Gries M, Kunzli S: A framework for evaluating design tradeoffs in packet processing architectures. Proceedings - Design Automation Conferece 2002, 880-885."},{"key":"18_CR24","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/MC.2003.1193229","volume":"36","author":"L Benini","year":"2003","unstructured":"Benini L, Bertozzi D, Bruni D, Drago N, Fummi F, Poncino M: Systemc cosimulation and emulation of multiprocessor soc designs. Computer 2003, 36: 53-59. 10.1109\/MC.2003.1193229","journal-title":"Computer"},{"key":"18_CR25","doi-asserted-by":"publisher","first-page":"768","DOI":"10.1109\/43.924830","volume":"20","author":"K Lahiri","year":"2001","unstructured":"Lahiri K, Raghunathan A, Dey S: System-level performance analysis for designing on-chip communication architectures. IEEE Trans Comput-Aided Design Integrated Circuits Syst 2001, 20: 768-783. 10.1109\/43.924830","journal-title":"IEEE Trans Comput-Aided Design Integrated Circuits Syst"},{"key":"18_CR26","unstructured":"SPW User's Manual In Cadence Design Systems. Foster City, CA, USA;"},{"key":"18_CR27","unstructured":"DSP Builder User Guide Software Version 9.1 9.1st edition. Altera, San Jose, CA, USA; 2009."},{"key":"18_CR28","unstructured":"AccelDSP Synthesis Tool User Guide Release 10.1 10.1st edition. Altera, San Jose, CA, USA; 2008."},{"key":"18_CR29","unstructured":"Simulink 7 User Guide 7th edition. Mathworks, Natick, MA, USA; 2010."},{"key":"18_CR30","first-page":"461","volume-title":"International Conference on VLSI Design","author":"S Gupta","year":"2003","unstructured":"Gupta S, Dutt N, Gupta R, Nicolau A: Spark: a high-level synthesis framework for applying parallelizing compiler transformations. International Conference on VLSI Design 2003, 461-466."},{"key":"18_CR31","first-page":"14","volume-title":"European Design Automation Conference-- Proceedings","author":"E Martin","year":"1993","unstructured":"Martin E, Sentieys O, Dubois H, Philippe JL: Gaut: an architectural synthesis tool for dedicated signal processors. European Design Automation Conference-- Proceedings 1993, 14-19."},{"key":"18_CR32","unstructured":"Catapult C Synthesis Mentor Graphics, Wilsonville, OR, USA; 2005."},{"key":"18_CR33","first-page":"382","volume-title":"Design, Automation and Test in Europe Conference and Exhibition 1999","author":"G Demicheli","year":"1999","unstructured":"Demicheli G: Hardware synthesis from c\/c++ models. Design, Automation and Test in Europe Conference and Exhibition 1999 1999, 382-383."},{"key":"18_CR34","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1109\/ISQED.2009.4810311","volume-title":"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009","author":"L Gao","year":"2009","unstructured":"Gao L, Zaretsky D, Mittal G, Schonfeld D, Banerjee P: A software pipelining algorithm in high-level synthesis for fpga architectures. Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009 2009, 297-302."},{"key":"18_CR35","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1016\/0004-3702(77)90033-9","volume":"8","author":"C Hewitt","year":"1977","unstructured":"Hewitt C: Viewing control structures as patterns of passing messages. J Artif Intell 1977, 8: 323-363. 10.1016\/0004-3702(77)90033-9","journal-title":"J Artif Intell"},{"key":"18_CR36","volume-title":"Proceedings of the 2008 Conference on Design and Architectures for Signal and Image processing (DASIP)","author":"C Lucarz","year":"2008","unstructured":"Lucarz C, Mattavelli M, Wipliez M, Roquier G, Raulet M, Janneck J, Miller I, Parlour D: Dataflow\/actor-oriented language for the design of complex signal processing systems. Proceedings of the 2008 Conference on Design and Architectures for Signal and Image processing (DASIP) 2008."},{"key":"18_CR37","volume-title":"Proceedings of the 2008 IEEE Workshop on Signal Processing Systems (SiPS), October 2008","author":"JW Janneck","year":"2008","unstructured":"Janneck JW, Miller ID, Parlour DB, Roquier G, Wipliez M, Raulet M: Synthesizing hardware from dataflow program: an mpeg-4 simple profile decoder case study. Proceedings of the 2008 IEEE Workshop on Signal Processing Systems (SiPS), October 2008 2008."},{"key":"18_CR38","doi-asserted-by":"publisher","first-page":"2904","DOI":"10.1109\/ISCAS.2010.5538042","volume-title":"2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems","author":"T Olsson","year":"2010","unstructured":"Olsson T, Carlsson A, Wilhelmsson L, Eker J, Von Platen C, Diaz I: A reconfigurable ofdm inner receiver implemented in the cal dataflow language. 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems 2010, 2904-2907."},{"key":"18_CR39","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1109\/DSD.2010.68","volume-title":"Proceedings of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010","author":"N Roudel","year":"2010","unstructured":"Roudel N, Berry F, STrot J, Eck L: A new high-level methodology for programming fpga-based smart camera. Proceedings of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010 2010, 573-578."},{"key":"18_CR40","first-page":"1","volume":"65","author":"H Aman-Allah","year":"2009","unstructured":"Aman-Allah H, Maarouf K, Hanna E, Amer I, Mattavelli M: Cal dataflow components for an mpeg rvc avc baseline encoder. J Signal Process Syst 2009, 65: 1-13.","journal-title":"J Signal Process Syst"},{"key":"18_CR41","first-page":"1","volume":"65","author":"M Wipliez","year":"2009","unstructured":"Wipliez M, Roquier G, Nezan J: Software code generation for the rvc- cal language. J Signal Process Syst 2009, 65: 1-11.","journal-title":"J Signal Process Syst"},{"key":"18_CR42","volume-title":"Color-Space Converter: RGB to YCrCb","author":"G Szedo","year":"2007","unstructured":"Szedo G: Color-Space Converter: RGB to YCrCb. Xilinx Inc.; 2007."},{"key":"18_CR43","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G DeMicheli","year":"1994","unstructured":"DeMicheli G: Synthesis and Optimization of Digital Circuits. 3rd edition. McGraw- Hill, New Jersey; 1994.","edition":"3"},{"key":"18_CR44","volume-title":"International Standard","author":"ISO\/IEC","year":"2007","unstructured":"ISO\/IEC: Information technology--MPEG video technologies--Part 2: Fixed-point 8 \u00d7 8 inverse discrete cosine transform and discrete cosine transform. International Standard 2007."},{"key":"18_CR45","volume-title":"The Discrete Cosine Transform (DCT): Theory and Application. Lecture Notes","author":"SA Khayam","year":"2003","unstructured":"Khayam SA: The Discrete Cosine Transform (DCT): Theory and Application. Lecture Notes. ; 2003."},{"key":"18_CR46","volume-title":"IEEE International Conference on Acoustics, Speech and Signal Processing ICASSP","author":"HS Malvar","year":"2004","unstructured":"Malvar HS, He L, Cutler R: High-quality linear interpolation for demosaicing of bayer-patterned color images. IEEE International Conference on Acoustics, Speech and Signal Processing ICASSP 2004., 3:"}],"container-title":["EURASIP Journal on Image and Video Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-5281-2011-19.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-5281-2011-19\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-5281-2011-19.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,4,30]],"date-time":"2017-04-30T21:21:27Z","timestamp":1493587287000},"score":1,"resource":{"primary":{"URL":"https:\/\/jivp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-5281-2011-19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11,10]]},"references-count":46,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,12]]}},"alternative-id":["18"],"URL":"https:\/\/doi.org\/10.1186\/1687-5281-2011-19","relation":{},"ISSN":["1687-5281"],"issn-type":[{"value":"1687-5281","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11,10]]},"article-number":"19"}}