{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:29:57Z","timestamp":1758893397880},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,10,4]],"date-time":"2014-10-04T00:00:00Z","timestamp":1412380800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Image Video Proc"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1186\/1687-5281-2014-47","type":"journal-article","created":{"date-parts":[[2014,10,3]],"date-time":"2014-10-03T21:01:06Z","timestamp":1412370066000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["High-performance hardware architectures for multi-level lifting-based discrete wavelet transform"],"prefix":"10.1186","volume":"2014","author":[{"given":"Anand D","family":"Darji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shailendra Singh","family":"Kushwah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shabbir N","family":"Merchant","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun N","family":"Chandorkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,10,4]]},"reference":[{"key":"142_CR1","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1007\/BF02476026","volume":"4","author":"I Daubecies","year":"1998","unstructured":"Daubecies I, Sweldens W: Factoring wavelet transforms into lifting steps. J. Fourier Anal. Appl 1998, 4: 247-269. 10.1007\/BF02476026","journal-title":"J. Fourier Anal. Appl"},{"key":"142_CR2","first-page":"529","volume-title":"Proc. IEEE International Symposium on Circuits Systems (ISCAS)","author":"J-M Jou","year":"2001","unstructured":"Jou J-M, Shiau Y-H, Liu C-C: Efficient VLSI architectures for the bi-orthogonal wavelet transform by filter bank and lifting scheme. In Proc. IEEE International Symposium on Circuits Systems (ISCAS). Sydney, New South Wales; 06\u201309 May 2001:529-532."},{"issue":"12","key":"142_CR3","doi-asserted-by":"publisher","first-page":"1615","DOI":"10.1109\/TCSVT.2005.858610","volume":"15","author":"B Wu","year":"2005","unstructured":"Wu B, Lin C: A high-performance and memory-efficient pipeline architecture for the 5\/3 and 9\/7 discrete wavelet transform of JPEG2000 codec. IEEE Trans. Circuits Syst. Video Technol 2005, 15(12):1615-1628.","journal-title":"IEEE Trans. Circuits Syst. Video Technol"},{"issue":"2","key":"142_CR4","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1109\/TCE.2009.5174400","volume":"55","author":"Y-K Lai","year":"2009","unstructured":"Lai Y-K, Chen L-F, Shih Y-C: A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform. IEEE Trans. Consum. Electron 2009, 55(2):400-407.","journal-title":"IEEE Trans. Consum. Electron"},{"issue":"3","key":"142_CR5","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1109\/TCSII.2012.2184369","volume":"59","author":"W Zhang","year":"2012","unstructured":"Zhang W, Jiang Z, Gao Z, Liu Y: An efficient VLSI architecture for lifting-based discrete wavelet transform. IEEE Trans. Circuits Syst. II 2012, 59(3):158-162.","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"4","key":"142_CR6","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1109\/TCSVT.2012.2211953","volume":"25","author":"C-H Hsia","year":"2013","unstructured":"Hsia C-H, Chiang J-S, Guo J-M: Memory-efficient hardware architecture of 2-D dual-mode lifting-based discrete wavelet transform. IEEE Trans. Circuits Syst. Video Technol 2013, 25(4):671-683.","journal-title":"IEEE Trans. Circuits Syst. Video Technol"},{"issue":"6","key":"142_CR7","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TCSII.2014.2319975","volume":"61","author":"A Darji","year":"2014","unstructured":"Darji A, Agrawal S, Oza A, Sinha V, Verma A, Merchant SN, Chandorkar A: Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform. IEEE Trans. Circuits Syst. II, Exp. Briefs 2014, 61(6):433-437.","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"4","key":"142_CR8","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/78.992147","volume":"50","author":"K Andra","year":"2002","unstructured":"Andra K, Chakrabarti C, Acharya T: A VLSI architecture for lifting-based forward and inverse wavelet transform. IEEE Trans. Signal Process 2002, 50(4):966-977. 10.1109\/78.992147","journal-title":"IEEE Trans. Signal Process"},{"key":"142_CR9","first-page":"565","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems","author":"C-T Huang","year":"2002","unstructured":"Huang C-T, Tseng P-C, Chen L-G: Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method. In Proceedings of the IEEE International Symposium on Circuits and Systems. Scottsdale, Arizona; 26\u201329 May 2002:565-568."},{"issue":"5","key":"142_CR10","doi-asserted-by":"publisher","first-page":"1315","DOI":"10.1109\/TSP.2004.826175","volume":"52","author":"H Liao","year":"2004","unstructured":"Liao H, Mandal MK, Cockburn BF: Efficient architectures for 1-D and 2-D lifting-based wavelet transforms. IEEE Trans. Signal Process 2004, 52(5):1315-1326. 10.1109\/TSP.2004.826175","journal-title":"IEEE Trans. Signal Process"},{"issue":"4","key":"142_CR11","doi-asserted-by":"publisher","first-page":"386","DOI":"10.1109\/TC.2004.1268396","volume":"53","author":"P-Y Chen","year":"2004","unstructured":"Chen P-Y: VLSI implementation for one-dimensional multilevel lifting-based wavelet transform. IEEE Trans. Comput 2004, 53(4):386-398. 10.1109\/TC.2004.1268396","journal-title":"IEEE Trans. Comput"},{"key":"142_CR12","first-page":"458","volume-title":"Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems","author":"BK Mohanty","year":"2006","unstructured":"Mohanty BK, Meher PK: VLSI architecture for high-speed \/low-power implementation of multilevel lifting, DWT. In Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems. Singapore; 4\u20137 Dec 2006:458-461."},{"issue":"3","key":"142_CR13","doi-asserted-by":"publisher","first-page":"607","DOI":"10.1109\/TIP.2007.891069","volume":"16","author":"C Xiong","year":"2007","unstructured":"Xiong C, Tian J, Liu J: Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme. IEEE Trans. Image Process 2007, 16(3):607-614.","journal-title":"IEEE Trans. Image Process"},{"issue":"5","key":"142_CR14","doi-asserted-by":"publisher","first-page":"2072","DOI":"10.1109\/TSP.2011.2109953","volume":"59","author":"BK Mohanty","year":"2011","unstructured":"Mohanty BK, Meher PK: Memory efficient modular VLSI architecture for highthroughput and low-latency implementation of multilevel lifting 2-D DWT. IEEE Trans. Signal Process 2011, 59(5):2072-2084.","journal-title":"IEEE Trans. Signal Process"},{"key":"142_CR15","doi-asserted-by":"publisher","first-page":"1325","DOI":"10.1016\/j.compeleceng.2012.05.009","volume":"38","author":"SM Aziz","year":"2012","unstructured":"Aziz SM, Pham DM: Efficient parallel architecture for multi-level forward discrete wavelet transform processors. J. Comp. Elect. Eng 2012, 38: 1325-1335. 10.1016\/j.compeleceng.2012.05.009","journal-title":"J. Comp. Elect. Eng"},{"issue":"2","key":"142_CR16","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1109\/TCSVT.2005.860121","volume":"16","author":"C-Y Xiong","year":"2006","unstructured":"Xiong C-Y, Tian J-W, Liu J: Efficient high-speed\/low-power line-based architecture for two-dimensional discrete wavelet transform using lifting scheme. IEEE Trans. Circuits Syst. Video Technol 2006, 16(2):309-316.","journal-title":"IEEE Trans. Circuits Syst. Video Technol"},{"issue":"8","key":"142_CR17","doi-asserted-by":"publisher","first-page":"1202","DOI":"10.1109\/TCSVT.2009.2020259","volume":"19","author":"C-H Hsia","year":"2009","unstructured":"Hsia C-H, Guo J-M, Chiang J-S: Improved low-complexity algorithm for 2-D integer lifting-based discrete wavelet transform using symmetric mask-based scheme. IEEE Trans. Circuits Syst. Video Technol 2009, 19(8):1202-1208.","journal-title":"IEEE Trans. Circuits Syst. Video Technol"},{"issue":"6","key":"142_CR18","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1049\/iet-cdt.2009.0021","volume":"4","author":"AK Al-Sulaifanie","year":"2010","unstructured":"Al-Sulaifanie AK, Ahmadi A, Zwolinski M: Very large scale integration architecture for integer wavelet transform. J. IET Comp. Digital Tech 2010, 4(6):471-483. 10.1049\/iet-cdt.2009.0021","journal-title":"J. IET Comp. Digital Tech"},{"issue":"20","key":"142_CR19","doi-asserted-by":"publisher","first-page":"4975","DOI":"10.1109\/TSP.2013.2274640","volume":"61","author":"Y Hu","year":"2013","unstructured":"Hu Y, Jong CC: A memory-efficient high-throughput architecture for lifting-based multi-level 2-D DWT. IEEE Trans. Signal Process 2013, 61(20):4975-4987.","journal-title":"IEEE Trans. Signal Process"},{"issue":"1","key":"142_CR20","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/s11265-007-0139-5","volume":"51","author":"ME Angelopoulou","year":"2008","unstructured":"Angelopoulou ME, Masselos K, Cheung PY, Andreopoulos Y: Implementation and comparison of the 5\/3 lifting 2-D discrete wavelet transform computation schedules on FPGAs. J. Signal Process. Syst 2008, 51(1):3-21. 10.1007\/s11265-007-0139-5","journal-title":"J. Signal Process. Syst"},{"issue":"2","key":"142_CR21","doi-asserted-by":"publisher","first-page":"353","DOI":"10.1109\/TCSVT.2012.2203745","volume":"23","author":"BK Mohanty","year":"2013","unstructured":"Mohanty BK, Meher PK: Memory-efficient high-speed convolution-based generic structure for multilevel 2-D DWT. IEEE Trans. Circuits Syst. Video Technol 2013, 23(2):353-363.","journal-title":"IEEE Trans. Circuits Syst. Video Technol"},{"issue":"3","key":"142_CR22","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1016\/j.vlsi.2004.07.010","volume":"38","author":"S Barua","year":"2005","unstructured":"Barua S, Carletta JE, Kotteri KA, Bell AE: An efficient architecture for lifting-based two-dimensional discrete wavelet transforms. J. Integration, VLSI J 2005, 38(3):341-352. 10.1016\/j.vlsi.2004.07.010","journal-title":"J. Integration, VLSI J"},{"issue":"3","key":"142_CR23","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1049\/iet-ipr:20060140","volume":"1","author":"H Varshney","year":"2007","unstructured":"Varshney H, Hasan M, Jain S: Energy efficient novel architectures for the lifting-based discrete wavelet transform. IET Image Process 2007, 1(3):305-310. 10.1049\/iet-ipr:20060140","journal-title":"IET Image Process"}],"container-title":["EURASIP Journal on Image and Video Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-5281-2014-47.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-5281-2014-47\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-5281-2014-47.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,4,30]],"date-time":"2017-04-30T17:28:19Z","timestamp":1493573299000},"score":1,"resource":{"primary":{"URL":"https:\/\/jivp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-5281-2014-47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,4]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,12]]}},"alternative-id":["142"],"URL":"https:\/\/doi.org\/10.1186\/1687-5281-2014-47","relation":{},"ISSN":["1687-5281"],"issn-type":[{"type":"electronic","value":"1687-5281"}],"subject":[],"published":{"date-parts":[[2014,10,4]]},"article-number":"47"}}