{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T17:04:57Z","timestamp":1648832697968},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,7,19]],"date-time":"2011-07-19T00:00:00Z","timestamp":1311033600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1186\/1687-6180-2011-25","type":"journal-article","created":{"date-parts":[[2011,9,15]],"date-time":"2011-09-15T04:55:39Z","timestamp":1316062539000},"source":"Crossref","is-referenced-by-count":1,"title":["Internet-based hardware\/software co-design framework for embedded 3D graphics applications"],"prefix":"10.1186","volume":"2011","author":[{"given":"Chi-Tsai","family":"Yeh","sequence":"first","affiliation":[]},{"given":"Chun-Hao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ing-Jer","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,7,19]]},"reference":[{"key":"34_CR1","unstructured":"Bailey B, Martin GE, Piziali A: ESL design and verification: a prescription for electronic system-level methodology. Morgan Kaufmann; 2007."},{"key":"34_CR2","unstructured":"Open SystemC Initiative (OSCI) [online][\n                    http:\/\/www.systemc.org\/home\/\n                    \n                  ]"},{"key":"34_CR3","first-page":"19","volume-title":"Proc of First IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","author":"L Cai","year":"2003","unstructured":"Cai L, Gajski D: Transaction Level Modeling: An Overview. Proc of First IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis 2003, 19-24."},{"key":"34_CR4","doi-asserted-by":"crossref","unstructured":"Pasricha S, Dutt N, Ben-Romdhane M: Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration. Proc of 41st Design Automation Conference 2004, 113-118.","DOI":"10.1145\/996566.996603"},{"key":"34_CR5","volume-title":"System Design with SystemC","author":"T Gr\u00f6tker","year":"2002","unstructured":"Gr\u00f6tker T, Liao S, Martin G, Swan S: System Design with SystemC. Kluwer Academic, Boston; 2002."},{"key":"34_CR6","doi-asserted-by":"crossref","unstructured":"Gajski D, Zhu J, D\u00f6mer R, Gerstlauer A, Zhao S: SpecC: Specification Language and Methodology. Kluwer Academic; 2000.","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"34_CR7","first-page":"95","volume-title":"2005 IEEE International Conference on","author":"R Walstrom","year":"2005","unstructured":"Walstrom R, Schneider J, Rover D: Teaching system-level design using SpecC and SystemC. Microelectronic Systems Education, 2005. (MSE '05). Proceedings. 2005 IEEE International Conference on 2005, 95-96."},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Kogel T, Wieferink A, Meyr H, Kroll A: SystemC Based Architecture Exploration of a 3D Graphic Processor. Proc IEEE Workshop on Signal Processing Systems 2001, 169-176.","DOI":"10.1109\/SIPS.2001.957344"},{"key":"34_CR9","first-page":"255","volume-title":"Proc 13th Annual Workshop on Circuits, Systems and Signal Processing (ProRISC'02)","author":"D Crisu","year":"2002","unstructured":"Crisu D, Cotofana S, Vassiliadis S: A Hardware\/Software Co-Simulation Environment for Graphics Accelerator Development in ARM-Based SoCs. Proc 13th Annual Workshop on Circuits, Systems and Signal Processing (ProRISC'02) 2002, 255-268."},{"issue":"4","key":"34_CR10","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/MCG.2008.72","volume":"28","author":"B Juurlink","year":"2008","unstructured":"Juurlink B, Antochi I, Crisu D, Cotofana S, Vassiliadis S: GRAAL: A Framework for Low-Power 3D Graphics Accelerators. IEEE Comput Graph Appl 2008,28(4):63-73.","journal-title":"IEEE Comput Graph Appl"},{"issue":"7","key":"34_CR11","doi-asserted-by":"publisher","first-page":"1427","DOI":"10.1016\/S0165-1684(03)00090-2","volume":"83","author":"M Rupp","year":"2003","unstructured":"Rupp M, Burg A, Beck E: Rapid prototyping for wireless designs: the five-ones approach. Signal Processing 2003,83(7):1427-1444. 10.1016\/S0165-1684(03)00090-2","journal-title":"Signal Processing"},{"key":"34_CR12","first-page":"14","volume-title":"EURASIP Journal on Embedded Systems 2008","author":"R Rajagopal","year":"2008","unstructured":"Rajagopal R, Ramamoorthy S, Wenzel L, Andrade H: A Rapid Prototyping Tool for Embedded, Real-Time Hierarchical Control Systems. EURASIP Journal on Embedded Systems 2008 2008, 14."},{"issue":"2","key":"34_CR13","first-page":"1","volume":"4","author":"J Buck","year":"1994","unstructured":"Buck J, Ha S, Lee EA, Messerschmitt DG: Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems. International Journal in Computer Simulation 1994,4(2):1-34.","journal-title":"International Journal in Computer Simulation"},{"key":"34_CR14","first-page":"13","volume-title":"EURASIP Journal on Embedded Systems 2009","author":"M Pelcat","year":"2009","unstructured":"Pelcat M, Piat J, Wipliez M, Aridhi S, Nezan J-F: An Open Framework for Rapid Prototyping of Signal Processing Applications. EURASIP Journal on Embedded Systems 2009 2009, 13."},{"key":"34_CR15","unstructured":"Synopsys platform architect [online][\n                    http:\/\/www.synopsys.com\/Systems\/ArchitectureDesign\/Pages\/PlatformArchitect.aspx\n                    \n                  ]"},{"key":"34_CR16","unstructured":"Synopsys galaxy implementation platform [online][\n                    http:\/\/www.synopsys.com\/Solutions\/EndSolutions\/GalaxyImplementation\/Pages\/default.aspx\n                    \n                  ]"},{"key":"34_CR17","unstructured":"Synopsys milkyway database [online][\n                    http:\/\/www.synopsys.com\/solutions\/endsolutions\/galaxyimplementation\/pages\/milkyway.aspx\n                    \n                  ]"},{"key":"34_CR18","volume-title":"PhD thesis, Technische Universit\u00e4t Wien, Wien, Austria","author":"P Belanovic","year":"2006","unstructured":"Belanovic P: An open tool integration environment for efficient design of embedded systems in wireless communications. PhD thesis, Technische Universit\u00e4t Wien, Wien, Austria 2006."},{"key":"34_CR19","unstructured":"Versatile Platform Baseboard for ARM926EJ-S\u2122[online][\n                    http:\/\/www.arm.com\/products\/tools\/development-boards\/versatile\/index.php\n                    \n                  ]"},{"key":"34_CR20","unstructured":"Socle Leopard 6 SoC Design Platform [online][\n                    http:\/\/www.socle-tech.com.tw\/en\/service_62.html\n                    \n                  ]"},{"key":"34_CR21","unstructured":"QEMU [online][\n                    http:\/\/wiki.qemu.org\/Index.html\n                    \n                  ]"},{"key":"34_CR22","first-page":"165","volume":"1","author":"JW Lin","year":"2009","unstructured":"Lin JW, Wang CC, Chang CY, Chen CH, Lee KJ, Chu YH, Yeh JC, Hsiao YC: Full System Simulation and Verification Framework, in: Information Assurance and Security, 2009. IAS '09 Fifth International Conference on 2009, 1: 165-168.","journal-title":"IAS '09 Fifth International Conference on"},{"key":"34_CR23","unstructured":"QEMU-SystemC, greensocs [online][\n                    http:\/\/www.greensocs.com\/en\/projects\/QEMUSystemC\n                    \n                  ]"},{"key":"34_CR24","unstructured":"GCC, the GNU Compiler Collection [online][\n                    http:\/\/gcc.gnu.org\/\n                    \n                  ]"},{"key":"34_CR25","unstructured":"The Linux Kernel Archives [online][\n                    http:\/\/www.kernel.org\/\n                    \n                  ]"},{"key":"34_CR26","unstructured":"Creating a virtual build environment [online][\n                    http:\/\/people.canonical.com\/~ogra\/arm\/qemu\/kernel\/\n                    \n                  ]"},{"key":"34_CR27","unstructured":"BusyBox [online][\n                    http:\/\/www.busybox.net\/\n                    \n                  ]"},{"key":"34_CR28","volume-title":"Proc of IEEE International Symposium of Consumer Electronics(ISCE2008)","author":"TY Ho","year":"2009","unstructured":"Ho TY, Chen LB, Huang IJ: An efficient HW\/SW integrated verification methodology for 3D Graphics SoC development. Proc of IEEE International Symposium of Consumer Electronics(ISCE2008) 2009."},{"key":"34_CR29","first-page":"3193","volume":"12","author":"LB Chen","year":"2009","unstructured":"Chen LB, Yeh CT, Chen HY, Huang IJ: A System-Level Model of Design Space Exploration for a Tile-Based 3D Graphics SoC Refinement, IEICE Transactions on Fundamentals of Electronics. Communications and Computer Sciences E92-A 2009, 12: 3193-3202.","journal-title":"Communications and Computer Sciences E92-A"},{"key":"34_CR30","first-page":"323","volume-title":"Proc SAMOS 2004, LNCS 3133","author":"I Antochi","year":"2004","unstructured":"Antochi I, Juurlink B, Vassiliadis S, Liuha P: Memory Bandwidth Requirements of Tile-Based Rendering. Proc SAMOS 2004, LNCS 3133 2004, 323-332."},{"issue":"9","key":"34_CR31","doi-asserted-by":"publisher","first-page":"1004","DOI":"10.1109\/TCOM.1977.1093941","volume":"25","author":"WH Chen","year":"1977","unstructured":"Chen WH, Smith C, Fralick S: A fast computational algorithm for the discrete cosine transform, Communications. IEEE Transactions on 1977,25(9):1004-1009. 10.1109\/TCOM.1977.1093941","journal-title":"IEEE Transactions on"},{"key":"34_CR32","unstructured":"Pennebaker WB, Mitchell JL: JPEG: Still Image Data Compression Standard. Springer; 1993."},{"key":"34_CR33","unstructured":"VirtualBox - a general-purpose full virtualizer [online][\n                    http:\/\/www.virtualbox.org\/\n                    \n                  ]"}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-6180-2011-25\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2011-25.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2011-25.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,23]],"date-time":"2019-01-23T02:23:07Z","timestamp":1548210187000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-6180-2011-25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,19]]},"references-count":33,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,12]]}},"alternative-id":["34"],"URL":"https:\/\/doi.org\/10.1186\/1687-6180-2011-25","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7,19]]},"article-number":"25"}}