{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,10,31]],"date-time":"2022-10-31T17:30:18Z","timestamp":1667237418364},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T00:00:00Z","timestamp":1342137600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1186\/1687-6180-2012-146","type":"journal-article","created":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T21:50:35Z","timestamp":1342216235000},"source":"Crossref","is-referenced-by-count":10,"title":["High-accuracy function synthesizer circuit with applications in signal processing"],"prefix":"10.1186","volume":"2012","author":[{"given":"Cosmin","family":"Popa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,7,13]]},"reference":[{"key":"264_CR1","first-page":"19","volume-title":"Sustainable telecommunications","author":"G Rittenhouse","year":"2011","unstructured":"Rittenhouse G, Goyal S, Neilson DT, Samuel S: Sustainable telecommunications. Technical Symposium at ITU Telecom World, Geneva, Switzerland; 2011:19-23."},{"issue":"1","key":"264_CR2","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/TR.2008.2011854","volume":"58","author":"F Altiparmak","year":"2009","unstructured":"Altiparmak F, Dengiz B, Smith AAE: General neural network model for estimating telecommunications network reliability. IEEE Trans. Reliab. 2009, 58(1):2-9.","journal-title":"IEEE Trans. Reliab"},{"key":"264_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0416-4","volume-title":"Superior-Order Curvature-Correction Techniques for Voltage References","author":"C Popa","year":"2009","unstructured":"Popa C: Superior-Order Curvature-Correction Techniques for Voltage References. Springer, New York; 2009."},{"key":"264_CR4","volume-title":"Synthesis of Computational Structures for Analog Signal Processing","author":"C Popa","year":"2011","unstructured":"Popa C: Synthesis of Computational Structures for Analog Signal Processing. Springer, New York; 2011."},{"key":"264_CR5","first-page":"27","volume":"1","author":"CC Du Preez","year":"2006","unstructured":"Du Preez CC, Sinha S, du Plessis M: CMOS ECG, EEG and EMG waveform bio-simulator. International Semiconductor Conference 2006, 1: 27-29. September 2006, Sinaia, Romania, pp. 29\u201338","journal-title":"International Semiconductor Conference"},{"key":"264_CR6","first-page":"54","volume-title":"Capacitive instrumentation amplifier for low-power bio potential signal detection","author":"F Pini","year":"2010","unstructured":"Pini F, McCarthy K: Capacitive instrumentation amplifier for low-power bio potential signal detection. Paper presented at Signals and Systems Conference, Cork, Ireland; 2010:54-58. 23\u201324 June 2010"},{"key":"264_CR7","first-page":"25","volume-title":"Very low-cost CMOS audio amplifier for 1-V portable applications","author":"C Azzolini","year":"2008","unstructured":"Azzolini C, Ricciardi A, Boi A: Very low-cost CMOS audio amplifier for 1-V portable applications. Paper presented at 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, Tozeur, Tunisia; 2008:25-27. pp. 1\u20134"},{"key":"264_CR8","first-page":"562","volume-title":"Paper presented at 15th IEEE International Conference on Electronics, Circuits and Systems","author":"C Azzolini","year":"2008","unstructured":"C Azzolini, A Boni, A 1-V CMOS audio amplifier for low cost hearing aids, in Paper presented at 15th IEEE International Conference on Electronics, Circuits and Systems, 31 August \u2013 3: St. (Julian's, Malta; September 2008):562-565."},{"issue":"11","key":"264_CR9","doi-asserted-by":"publisher","first-page":"1795","DOI":"10.1109\/4.962303","volume":"36","author":"DC Wei","year":"2001","unstructured":"Wei DC, Sun DQ, Abidi AA: A 300-MHz fixed-delay tree search-DFE analog CMOS disk-drive read channel. IEEE J. Solid State Circuits 2001, 36(11):1795-1807. 10.1109\/4.962303","journal-title":"IEEE J. Solid State Circuits"},{"key":"264_CR10","first-page":"2184","volume-title":"A CMOS front-end architecture for hard-disk drive read-channel equalizer","author":"T Ndjountche","year":"2005","unstructured":"Ndjountche T, Fa-Long L, Bobda C: A CMOS front-end architecture for hard-disk drive read-channel equalizer. Paper presented at IEEE International Symposium on Circuits and Systems, Kobe, Japan; 2005:2184-2187. vol. 3, 23\u201326 May"},{"key":"264_CR11","first-page":"1","volume-title":"High CMRR instrumentation amplifier for biomedical applications","author":"C Hwang-Cherng","year":"2007","unstructured":"Hwang-Cherng C, Jia-Yu W: High CMRR instrumentation amplifier for biomedical applications. Paper presented at 9th International Symposium on Signal Processing and Its Applications, 12\u201315 February 2007, Sharjah, United Arab Emirates; 2007:1-4."},{"issue":"4","key":"264_CR12","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/TBCAS.2010.2042809","volume":"4","author":"MR Haider","year":"2010","unstructured":"Haider MR, Islam SK, Mostafa S, Mo Z, Taeho O: Low-power low-voltage current readout circuit for inductively powered implant system. IEEE Trans. Biomed. Circuits Syst. 2010, 4(4):205-213.","journal-title":"IEEE Trans. Biomed. Circuits Syst"},{"issue":"6","key":"264_CR13","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TNN.2010.2046497","volume":"21","author":"R Dlugosz","year":"2010","unstructured":"Dlugosz R, Talaska T, Pedrycz W, Wojtyna R: Realization of the conscience mechanism in CMOS implementation of winner-takes-all self-organizing neural networks. IEEE Trans. Neural Netw. 2010, 21(6):961-971.","journal-title":"IEEE Trans. Neural Netw"},{"key":"264_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/JPROC.2010.2096270","volume":"99","author":"IE Ebong","year":"2011","unstructured":"Ebong IE, Mazumder P: CMOS and memristor-based neural network design for position detection. Proc. IEEE 2011, 99: 1-11.","journal-title":"Proc. IEEE"},{"key":"264_CR15","first-page":"1","volume-title":"ESD-aware circuit design in CMOS integrated circuits to meet system-level ESD specification in microelectronic systems","author":"K Ming-Dou","year":"2011","unstructured":"Ming-Dou K: ESD-aware circuit design in CMOS integrated circuits to meet system-level ESD specification in microelectronic systems. Paper presented at International Conference of Electron Devices and Solid-State Circuits, Tianjin, China; 2011:1-2. 17\u201318 November 2011"},{"issue":"12","key":"264_CR16","doi-asserted-by":"publisher","first-page":"2688","DOI":"10.1109\/JSSC.2007.908760","volume":"42","author":"L Seung-Chul","year":"2007","unstructured":"Seung-Chul L, Young-Deuk J, Jong-Kee K, Jongdae K: A 10-bit 205-MS\/s 1.0-mm2 90-nm CMOS pipeline ADC for flat panel display applications. IEEE J. Solid State Circuits 2007, 42(12):2688-2695.","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"264_CR17","doi-asserted-by":"publisher","first-page":"352","DOI":"10.1109\/TRA.2004.824638","volume":"20","author":"N Sudha","year":"2004","unstructured":"Sudha N, Sridharan K: A high-speed VLSI design and ASIC implementation for constructing Euclidean distance-based discrete Voronoi diagram. IEEE Trans. Robot. Autom. 2004, 20(2):352-358. 10.1109\/TRA.2004.824638","journal-title":"IEEE Trans. Robot. Autom"},{"key":"264_CR18","first-page":"11","volume-title":"Fuzzy Labeled Soft Nearest Neighbor Classification with Relevance Learning","author":"T Villmann","year":"2005","unstructured":"Villmann T, Schleif FM, Hammer B: Fuzzy Labeled Soft Nearest Neighbor Classification with Relevance Learning. Paper presented at Fourth International Conference on Machine Learning and Applications, Los Angeles, USA; 2005:11-15. 15\u201317 December 2005"},{"issue":"1","key":"264_CR19","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/TSMCC.2010.2103939","volume":"42","author":"I Triguero","year":"2012","unstructured":"Triguero I, Derrac J, Garcia S, Herrera F: A taxonomy and experimental study on prototype generation for nearest neighbor classification. IEEE Trans. Syst. Man Cybern. C: Appl. Rev. 2012, 42(1):86-100.","journal-title":"IEEE Trans. Syst. Man Cybern. C: Appl. Rev"},{"key":"264_CR20","first-page":"129","volume-title":"Cellular Nanoscale Sensory Wave Computing\u2014A CMOS Vision System On-Chip with Multi-Core, Cellular Sensory-Processing Front-End","author":"A Rodr\u00edguez-V\u00e1zquez","year":"2010","unstructured":"Rodr\u00edguez-V\u00e1zquez A, Dom\u00ednguez-Castro R, Jim\u00e9nez-Garrido F, Morillas S, Garc\u00eda-Ortiz A, Utrera C, Pardo MD, Listan J, Romay R: Cellular Nanoscale Sensory Wave Computing\u2014A CMOS Vision System On-Chip with Multi-Core, Cellular Sensory-Processing Front-End. Edited by: Baatar C, Porod W, Roska T. Springer, New York; 2010:129-146."},{"key":"264_CR21","first-page":"2318","volume-title":"A 1.5 V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier","author":"C Sawigun","year":"2008","unstructured":"Sawigun C, Mahattanakul J: A 1.5 V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier. IEEE International Symposium on Circuits and Systems, Washington, USA; 2008:2318-2321. 18\u201321 May 2008"},{"key":"264_CR22","first-page":"149","volume-title":"Low voltage, low power, high linearity, high speed CMOS voltage mode analog multiplier","author":"BC Akshatha","year":"2009","unstructured":"Akshatha BC, Akshintala VK: Low voltage, low power, high linearity, high speed CMOS voltage mode analog multiplier. Paper presented at 2nd International Conference on Emerging Trends in Engineering and Technology, Nagpur, India; 2009:149-154. 16\u201318 December 2009"},{"key":"264_CR23","first-page":"130","volume-title":"Low voltage low power wide range fully differential CMOS four-quadrant analog multiplier","author":"SA Mahmoud","year":"2009","unstructured":"Mahmoud SA: Low voltage low power wide range fully differential CMOS four-quadrant analog multiplier. Paper presented at 52nd IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico; 2009:130-133. 2\u20135 August 2009"},{"key":"264_CR24","first-page":"1311","volume-title":"High speed, low power four-quadrant CMOS current-mode multiplier","author":"A Naderi","year":"2007","unstructured":"Naderi A, Khoei A, Hadidi K: High speed, low power four-quadrant CMOS current-mode multiplier. Paper presented at 14th IEEE International Conference on Electronics, Circuits and Systems, Marrakech, Morocco; 2007:1311. 11\u201314 December 2007"},{"key":"264_CR25","first-page":"495","volume-title":"A novel current-mode very low power analog CMOS four quadrant multiplier","author":"M Gravati","year":"2005","unstructured":"Gravati M, Valle M, Ferri G, Guerrini N, Reyes N: A novel current-mode very low power analog CMOS four quadrant multiplier. Paper presented at 31st European Solid-State Circuits Conference, Grenoble, France; 2005:495-498. 12\u201316 September 2005"},{"issue":"10","key":"264_CR26","first-page":"483","volume":"45","author":"C Sawigun","year":"2009","unstructured":"Sawigun C, Serdijn WA: Ultra-low-power, class-AB. CMOS four-quadrant current multiplier. Electron. Lett. 2009, 45(10):483-484.","journal-title":"CMOS four-quadrant current multiplier. Electron. Lett"},{"key":"264_CR27","first-page":"1","volume-title":"OTA-based high frequency CMOS multiplier and squaring circuit","author":"R Hidayat","year":"2009","unstructured":"Hidayat R, Dejhan K, Moungnoul P, Miyanaga Y: OTA-based high frequency CMOS multiplier and squaring circuit. Paper presented at International Symposium on Intelligent Signal Processing and Communications Systems, Bangkok, Thailand; 2009:1-4. 8\u201310 Ferbruary 2009"},{"key":"264_CR28","first-page":"333","volume-title":"Quarter-square analog four-quadrant multiplier based on CMOS invertes and using low voltage high speed control circuits","author":"W Machowski","year":"2010","unstructured":"Machowski W, Kuta S, Jasielski J, Kolodziejski W: Quarter-square analog four-quadrant multiplier based on CMOS invertes and using low voltage high speed control circuits. Paper presented at 17th International Conference Mixed Design of Integrated Circuits and Systems, Wroclaw, Poland; 2010:333-336. 24\u201326 June 2010"},{"key":"264_CR29","first-page":"V3-230","volume-title":"Design of a novel reversible multiplier circuit using modified full adde","author":"M Ehsanpour","year":"2010","unstructured":"Ehsanpour M, Moallem P, Vafaei A: Design of a novel reversible multiplier circuit using modified full adde. Paper presented at International Conference on Computer Design and Applications, Qinhuangdao, China; 2010:V3-230-V3-234. vol. 3, 25\u201327 June 2010"},{"key":"264_CR30","first-page":"282","volume-title":"Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed","author":"A Naderi","year":"2009","unstructured":"Naderi A, Mojarrad H, Ghasemzadeh H, Khoei A, Hadidi K: Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed. IEEE International Conference on \u201cComputer As A Tool, Saint Petersburg, Russia; 2009:282-287. 18\u201323 May 2009"},{"issue":"5","key":"264_CR31","doi-asserted-by":"publisher","first-page":"485","DOI":"10.1049\/ip-cds:20045110","volume":"152","author":"CH Kao","year":"2005","unstructured":"Kao CH, Tseng CC, Hsieh CS: Low-voltage exponential function converter. IEE Proc. Circuits Dev. Syst. 2005, 152(5):485-487. 10.1049\/ip-cds:20045110","journal-title":"IEE Proc. Circuits Dev. Syst"},{"key":"264_CR32","first-page":"1","volume":"99","author":"S Ethier","year":"2010","unstructured":"Ethier S, Sawan M: Exponential Current pulse generation for efficient very high-impedance multisite stimulation. IEEE Trans. Biomed. Circuits Syst 2010, 99: 1-9.","journal-title":"IEEE Trans. Biomed. Circuits Syst"},{"key":"264_CR33","first-page":"325","volume-title":"A 3 GHz wideband \u2211\u0394 fractional-N synthesizer with voltage-mode exponential CP-PFD","author":"H Hedayati","year":"2009","unstructured":"Hedayati H, Bakkaloglu B: A 3 GHz wideband \u2211\u0394 fractional-N synthesizer with voltage-mode exponential CP-PFD. Paper presented at IEEE Radio Frequency Integrated Circuits Symposium, Boston, USA; 2009:325-328. 7\u20139 June 2009"},{"key":"264_CR34","first-page":"2824","volume-title":"Linear-in-dB Variable Gain Amplifier with PWL exponential gain control","author":"D Moro-Frias","year":"2010","unstructured":"Moro-Frias D, Sanz-Pascual MT, de la Cruz-Bias CA: Linear-in-dB Variable Gain Amplifier with PWL exponential gain control. Paper presented at IEEE International Symposium on Circuits and Systems, Paris, France; 2010:2824-2827. 2010"},{"key":"264_CR35","first-page":"117","volume-title":"Paper presented at 15th IEEE International Conference on Electronics, Circuits and Systems","author":"CA De La Cruz Blas","year":"2008","unstructured":"CA De La Cruz Blas, O Feely, Limit cycle behavior in a class-AB second-order square root domain filter, in Paper presented at 15th IEEE International Conference on Electronics, Circuits and Systems, 31 August \u2013 3: St. (Julian's, Malta; September 2008):117-120."},{"key":"264_CR36","first-page":"I-405","volume-title":"A CMOS current-mode squarer\/rectifier circuit","author":"B Boonchu","year":"2003","unstructured":"Boonchu B, Surakampontom W: A CMOS current-mode squarer\/rectifier circuit. Paper presented at International Symposium on Circuits and Systems, Bangkok, Thailand; 2003:I-405-I-408. vol. 1, 25\u201328 May 2003"},{"key":"264_CR37","first-page":"5","volume-title":"Paper presented at 15th IEEE International Conference on Electronics, Circuits and Systems","author":"CA De La Blas","year":"2008","unstructured":"CA De La Blas, A Lopez, A novel two quadrant MOS translinear Squarer-divider cell, in Paper presented at 15th IEEE International Conference on Electronics, Circuits and Systems, 31 August \u2013 3 Sptember: St. (Julian's, Malta; 2008):5-8."},{"issue":"10","key":"264_CR38","doi-asserted-by":"publisher","first-page":"1996","DOI":"10.1109\/TCSI.2005.853248","volume":"52","author":"CA De La Cruz-Blas","year":"2005","unstructured":"De La Cruz-Blas CA, Lopez-Martin AJ, Carlosena A: 1.5-V square-root domain second-order filter with on-chip tuning. IEEE Trans. Circuits Syst. I: Regular Papers 2005, 52(10):1996-2006.","journal-title":"IEEE Trans. Circuits Syst. I: Regular Papers"},{"key":"264_CR39","first-page":"159","volume-title":"Low-voltage CMOS voltage squarer","author":"G Raikos","year":"2009","unstructured":"Raikos G, Vlassis S: Low-voltage CMOS voltage squarer. Paper presented at 16th IEEE International Conference on Electronics, Circuits, and Systems, Yasmine Hammamet, Tunisia; 2009:159-162. 13\u201316 December 2009"},{"key":"264_CR40","first-page":"4157","volume-title":"A novel truncated squarer with linear compensation function","author":"V Garofalo","year":"2010","unstructured":"Garofalo V, Coppola M, De Caro D, Napoli E, Petra N, Strollo AGM: A novel truncated squarer with linear compensation function. Paper presented at IEEE International Symposium on Circuits and Systems, Paris, France; 2010:4157-4160. 30 May \u2013 2 June 2010"},{"key":"264_CR41","first-page":"242","volume-title":"Novel current-mode second-order square-root-domain highpass and allpass filter","author":"A Kircay","year":"2009","unstructured":"Kircay A, Keserlioglu MS: Novel current-mode second-order square-root-domain highpass and allpass filter. Paper presented at International Conference on Electrical and Electronics Engineering, Bursa, Turkey; 2009:242-246. 5\u20138 November 2009"},{"key":"264_CR42","first-page":"459","volume-title":"A New FGMOST Euclidean Distance Computational Circuits Based on Algebraic Mean of the Input Potentials","author":"C Popa","year":"2009","unstructured":"Popa C: A New FGMOST Euclidean Distance Computational Circuits Based on Algebraic Mean of the Input Potentials. Springer, Berlin; 2009:459-466. Lecture Notes in Computer Science"},{"key":"264_CR43","first-page":"582","volume-title":"High-speed low-complexity Folded Degree-Computationless Modified Euclidean algorithm architecture for RS decoders","author":"A Hyo-Jin","year":"2009","unstructured":"Hyo-Jin A, Chang-Seok C, Hanho L: High-speed low-complexity Folded Degree-Computationless Modified Euclidean algorithm architecture for RS decoders. Paper presented at 12th International Symposium on Integrated Circuits, Singapore, Singapore; 2009:582-585. 14\u201316 December 2009"},{"key":"264_CR44","first-page":"580","volume-title":"An improved universal CMOS current-mode analog function synthesizer","author":"MT Abuelma\u2019atti","year":"2007","unstructured":"Abuelma\u2019atti MT, Al-Yahia NM: An improved universal CMOS current-mode analog function synthesizer. Paper presented at International Symposium on Integrated Circuits, Singapore; 2007:580-583. 26\u201330 September 2007"},{"issue":"10","key":"264_CR45","doi-asserted-by":"publisher","first-page":"1468","DOI":"10.1109\/TCSI.2002.803356","volume":"49","author":"MT Abuelma\u2019atti","year":"2002","unstructured":"Abuelma\u2019atti MT: Universal CMOS current-mode analog function synthesizer. IEEE Trans. Circuits Syst. I: Fund. Theory Appl 2002, 49(10):1468-1474. 10.1109\/TCSI.2002.803356","journal-title":"IEEE Trans. Circuits Syst. I: Fund. Theory Appl"},{"key":"264_CR46","first-page":"209","volume-title":"A translinear current-mode programmable analog exponential function synthesizer","author":"MT Abuelma\u2019atti","year":"1999","unstructured":"Abuelma\u2019atti MT: A translinear current-mode programmable analog exponential function synthesizer. Paper presented at Eleventh International Conference on Microelectronics, Kuwait; 1999:209-212. 22\u201324 November 1999"},{"issue":"12","key":"264_CR47","doi-asserted-by":"publisher","first-page":"1702","DOI":"10.1109\/TCSI.2002.805695","volume":"49","author":"C Psychalinos","year":"2002","unstructured":"Psychalinos C, Vlassis S: A systematic design procedure for square-root-domain circuits based on the signal flow graph approach. IEEE Trans. Circuits Syst. I: Fund. Theory Appl. 2002, 49(12):1702-1712. 10.1109\/TCSI.2002.805695","journal-title":"IEEE Trans. Circuits Syst. I: Fund. Theory Appl"},{"key":"264_CR48","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511530074","volume-title":"Pad\u00e9 Approximants","author":"GA Baker","year":"1996","unstructured":"Baker GA, Graves-Morris P: Pad\u00e9 Approximants (Cambridge University Press. Cambridge, MA; 1996."}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-6180-2012-146\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2012-146.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2012-146.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,23]],"date-time":"2019-01-23T03:07:13Z","timestamp":1548212833000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-6180-2012-146"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,13]]},"references-count":48,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["264"],"URL":"https:\/\/doi.org\/10.1186\/1687-6180-2012-146","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7,13]]},"article-number":"146"}}