{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:02:31Z","timestamp":1761292951854},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,9,5]],"date-time":"2012-09-05T00:00:00Z","timestamp":1346803200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2012,12]]},"abstract":"<jats:title>Abstract<\/jats:title>\n          <jats:p>In <jats:sub>1<\/jats:sub>\n            <jats:italic>M<\/jats:italic>-bit\/cell multi-level cell (MLC) flash memories, it is more difficult to guarantee the reliability of data as <jats:italic>M<\/jats:italic> increases. The reason is that an <jats:italic>M<\/jats:italic>-bit\/cell MLC has 2<jats:sup>\n              <jats:italic>M<\/jats:italic>\n            <\/jats:sup> states whereas a single-level cell (SLC) has only two states. Hence, compared to SLC, the margin of MLC is reduced, thereby making it sensitive to a number of degradation mechanisms such as cell-to-cell interference and charge leakage. In flash memories, distances between 2<jats:sup>\n              <jats:italic>M<\/jats:italic>\n            <\/jats:sup> states can be controlled by adjusting verify levels during incremental step pulse programming (ISPP). For high data reliability, the control of verify levels in ISPP is important because the bit error rate (BER) will be affected significantly by verify levels. As <jats:italic>M<\/jats:italic> increases, the verify level control will be more important and complex. In this article, we investigate two verify level control criteria for MLC flash memories. The first criterion is to minimize the overall BER and the second criterion is to make page BERs equal. The choice between these criteria relates to flash memory architecture, bits per cell, reliability, and speed performance. Considering these factors, we will discuss the strategy of verify level control in the hybrid solid state drives (SSD) which are composed of flash memories with different number of bits per cell.<\/jats:p>","DOI":"10.1186\/1687-6180-2012-196","type":"journal-article","created":{"date-parts":[[2012,9,5]],"date-time":"2012-09-05T12:14:36Z","timestamp":1346847276000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Verify level control criteria for multi-level cell flash memories and their applications"],"prefix":"10.1186","volume":"2012","author":[{"given":"Yongjune","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun Jin","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B V","family":"K Vijaya Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,9,5]]},"reference":[{"key":"370_CR1","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/NVSMW.2007.4290561","volume-title":"IEEE 22nd Non-Volatile Semiconductor Memory Workshop","author":"K Prall","year":"2007","unstructured":"Prall K: Scaling non-volatile memory below 30nm,. IEEE 22nd Non-Volatile Semiconductor Memory Workshop pp. 5\u201310 (2007)"},{"key":"370_CR2","first-page":"212","volume-title":"ISSCC Dig. Tech Papers A 7MB\/s 64Gb 3-bit\/cell DDR NAND flash memory in 20nm-node technology","author":"K-T Park","year":"2011","unstructured":"Park K-T, Kwon O, Yoon S, Choi M-H, Kim I-M, Kim B-G, Kim M-S, Choi Y-H, Shin S-H, Song Y, Park J-Y, Lee J-E, Eun C-G, Lee H-C, Kim H-C, Lee J-H, Kim J-Y, Kweon T-M, Yoon H-J, Kim T, Shim D-K, Sel J, Shin J-Y, Kwak P, Han J-M, Kim K-S, Lee S, Lim Y-H, Jung T-S: A 7MB\/s 64Gb 3-bit\/cell DDR NAND flash memory in 20nm-node technology,. ISSCC Dig. Tech Papers pp. 212\u2013213 (2011)"},{"key":"370_CR3","first-page":"202","volume-title":"ISSCC Dig. Tech Papers 32Gb MLC NAND flash memory with Vth margin-expanding schemes in 26nm CMOS","author":"S-DT Kim","year":"2011","unstructured":"T Kim S-D, Lee J, Park H, Cho B, You K, Baek J, Lee C, Yang M, Yun M, Kim J, Kim E, Jang H, Chung S, Lim B-S, Han Y-H, Koh A: 32Gb MLC NAND flash memory with Vth margin-expanding schemes in 26nm CMOS,. ISSCC Dig. Tech Papers pp. 202\u2013204 (2011)"},{"key":"370_CR4","first-page":"245","volume-title":"A 5.6MB\/s 64Gb 4b\/cell, NAND flash memory in 43nm CMOS","author":"C Trinh","year":"2009","unstructured":"Trinh C, Shibata N, Nakano T, Ogawa M, Sato J, Takeyama Y, Isobe K, Le B, Moogat F, Mokhlesi N, Kozakai K, Hong P, Kamei T, Iwasa K, Nakai J, Shimizu T, Honma M, Sakai S, Kawaai T, Hoshi S, Yuh J, Hsu C, Tseng T, Li J, Hu J, Liu M, Khalid S, Chen J, Watanabe M, Lin H, et al.: A 5.6MB\/s 64Gb 4b\/cell, NAND flash memory in 43nm CMOS,. ISSCC Dig. Tech. Papers pp. 245\u2013246 (2009)"},{"issue":"5","key":"370_CR5","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/55.998871","volume":"23","author":"J-D Lee","year":"2002","unstructured":"Lee J-D, Hur S-H, Choi J-D: Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron. Device Lett 2002, 23(5):264-266.","journal-title":"IEEE Electron. Device Lett"},{"issue":"3","key":"370_CR6","doi-asserted-by":"publisher","first-page":"335","DOI":"10.1109\/TDMR.2004.836721","volume":"4","author":"N Mielke","year":"2004","unstructured":"Mielke N, Belgal H, Kalastirsky I, Kalavade P, Kurtz A, Meng Q, Righos N, Wu J: Flash EEPROM threshold instabilities due to charge trapping during program\/erase cycling. IEEE Trans. Device Mater. Reliab 2004, 4(3):335-344. 10.1109\/TDMR.2004.836721","journal-title":"IEEE Trans. Device Mater. Reliab"},{"issue":"11","key":"370_CR7","doi-asserted-by":"publisher","first-page":"1149","DOI":"10.1109\/4.475701","volume":"30","author":"K-D Suh","year":"1995","unstructured":"Suh K-D, Suh B-H, Lim Y-H, Kim J-K, Choi Y-J, Koh Y-N, Lee S-S, Kwon S-C, Choi B-S, Yum J-S, Choi J-H, Kim J-R, Lim H-K: A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme. IEEE J. Solid-State Circ 1995, 30(11):1149-1156. 10.1109\/4.475701","journal-title":"IEEE J. Solid-State Circ"},{"issue":"11","key":"370_CR8","doi-asserted-by":"publisher","first-page":"1575","DOI":"10.1109\/JSSC.1996.542301","volume":"31","author":"T-S Jung","year":"1996","unstructured":"Jung T-S, Choi Y-J, Suh K-D, Suh B-H, Kim J-K, Lim Y-H, Koh Y-N, Park J-W, Lee K-J, Park J-H, Park K-T, Kim J-R, Lee J-H, Lim H-K: A 117-mm2 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications. IEEE J. Solid-State Circ 1996, 31(11):1575-1583. 10.1109\/JSSC.1996.542301","journal-title":"IEEE J. Solid-State Circ"},{"issue":"2","key":"370_CR9","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1109\/TCSI.2010.2071990","volume":"58","author":"G Dong","year":"2011","unstructured":"Dong G, Xie N, Zhang T: On the use of soft-decision error-correction codes in NAND flash memory. IEEE Trans. Circ. Syst. I 2011, 58(2):429-439.","journal-title":"IEEE Trans. Circ. Syst. I"},{"key":"370_CR10","doi-asserted-by":"publisher","first-page":"1228","DOI":"10.1109\/4.705361","volume":"33","author":"K Takeuchi","year":"1998","unstructured":"Takeuchi K, Tanaka T, Tanzawa T: A multipage cell architecture for high-speed programming multilevel NAND flash memories. IEEE J. Solid-State Circ 1998, 33: 1228-1238. 10.1109\/4.705361","journal-title":"IEEE J. Solid-State Circ"},{"key":"370_CR11","volume-title":"U.S. patent 7, 493, 457","author":"M Murrin","year":"2009","unstructured":"Murrin M: U.S. patent 7, 493, 457. 2009."},{"key":"370_CR12","volume-title":"U.S. patent 7, 681, 109","author":"S Litsyn","year":"2010","unstructured":"Litsyn S, Alrod I, Sharon E, Murin M, Lasser M: U.S. patent 7, 681, 109. 2010."},{"key":"370_CR13","volume-title":"U.S. patent 8, 055, 972","author":"M Lasser","year":"2011","unstructured":"Lasser M: U.S. patent 8, 055, 972. 2011."},{"key":"370_CR14","volume-title":"U.S. patent 7, 983, 082","author":"SC Park","year":"2011","unstructured":"Park SC, Eun H, Song S-H, Kong JJ, Chae DH: U.S. patent 7, 983, 082. 2011."},{"key":"370_CR15","first-page":"1915","volume-title":"Techniques for embracing intra-cell unbalanced bit error characteristics in MLC NAND flash memory","author":"G Dong","year":"2010","unstructured":"Dong G, Xie N, Zhang T: Techniques for embracing intra-cell unbalanced bit error characteristics in MLC NAND flash memory,. IEEE Globecom Workshop on Application of Communication Theory to Emerging Memory Technologies pp. 1915\u20131920 (2010)"},{"issue":"10","key":"370_CR16","doi-asserted-by":"publisher","first-page":"1337","DOI":"10.1109\/TC.2010.14","volume":"59","author":"L-P Chang","year":"2010","unstructured":"Chang L-P: A hybrid approach to NAND-flash-based solid-state disks. IEEE Trans. Comput 2010, 59(10):1337-1349.","journal-title":"IEEE Trans. Comput"},{"key":"370_CR17","first-page":"428","volume-title":"Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs","author":"L-P Chang","year":"2008","unstructured":"Chang L-P: Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs,. Asia and South Pacific Design Automation Conference (ASPDAC) pp 428\u2013433 (2008)"},{"key":"370_CR18","first-page":"907","volume-title":"Hierarchical architecture of flash-based storage systems for high performance and durability","author":"Jung S","year":"2009","unstructured":"Jung S, Kim J, Song Y: Hierarchical architecture of flash-based storage systems for high performance and durability,. 46th annual Design Automation Conference (DAC) pp. 907\u2013910 (2009)"},{"key":"370_CR19","volume-title":"SLC and MLC hybrid","author":"N Duann","year":"2008","unstructured":"Duann N: SLC and MLC hybrid. Flash Memory Summit (2008)"},{"key":"370_CR20","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/55.661173","volume":"19","author":"DL Kencke","year":"1998","unstructured":"Kencke DL, Richart R, Garg S, Banerjee SK: A multilevel approach toward quadrupling the density of flash memory. IEEE Electron. Device Lett 1998, 19: 86-88.","journal-title":"IEEE Electron. Device Lett"},{"key":"370_CR21","first-page":"5","volume-title":"Soft information for LDPC decoding in flash: mutual-information optimized quantization","author":"J Wang","year":"2001","unstructured":"Wang J, Courtade T, Shankar H, Wesel RD: Soft information for LDPC decoding in flash: mutual-information optimized quantization,. IEEE Global Communications Conference pp. 5\u20139 (2011)"},{"key":"370_CR22","doi-asserted-by":"publisher","DOI":"10.1002\/0471221147","volume-title":"Fiber-Optic Communication Systems","author":"GP Agrawal","year":"2002","unstructured":"Agrawal GP: Fiber-Optic Communication Systems,. 3rd edn. (Wiley, New York, 2002)","edition":"3rd edn."},{"key":"370_CR23","volume-title":"U.S. patent application","author":"YJ Kim","year":"2010","unstructured":"Kim YJ, Kim JH, Kong JJ, Son HR, Song SH: U.S. patent application, publication no 2010\/0296350 (2010)."},{"key":"370_CR24","first-page":"20109","volume-title":"IEEE Int. Symposium on Information Theory (ISIT)","author":"H Zhou","year":"2011","unstructured":"Zhou H, Jiang A, Bruck J: Error-correcting schemes with dynamic thresholds in nonvolatile memories,. IEEE Int. Symposium on Information Theory (ISIT) 2109\u20132113 (2011)"},{"key":"370_CR25","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441","volume-title":"Convex Optimization","author":"S Boyd","year":"2004","unstructured":"Boyd S, Vandenberghe L: Convex Optimization. (Cambridge University Press, Cambridge, 2004)"},{"key":"370_CR26","first-page":"1","volume-title":"Electrical characterization of anomalous cells in phase change memory arrays","author":"D Mantegazza","year":"2006","unstructured":"Mantegazza D, Ielmini D, Pirovano A, Gleixner B, Lacaita AL, Varesi E, Pellizzer F, Bez R: Electrical characterization of anomalous cells in phase change memory arrays,. IEEE International Electron Devices Meeting (IEDM) pp. 1\u20134 (2006)"},{"issue":"1","key":"370_CR27","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/JSSC.2008.2006439","volume":"44","author":"F Bedeschi","year":"2009","unstructured":"Bedeschi F, Fackenthal R, Resta C, Donze EM, Jagasivamani M, Buda EC, Pellizzer F, Chow DW, Cabrini A, Calvi GMA, Faravelli R, Fantini A, Torelli G, Mills D, Gastaldi R, Casagrande G: A bipolar-selected phase change memory featuring multi-level cell stroage. IEEE J. Solid-State Circ 2009, 44(1):217-227.","journal-title":"IEEE J. Solid-State Circ"},{"key":"370_CR28","first-page":"1","volume-title":"A 45nm generation phase change memory technology","author":"G Servalli","year":"2009","unstructured":"Servalli G: A 45nm generation phase change memory technology,. IEEE International Electron Devices Meeting (IEDM) pp. 1\u20134 (2009)"},{"key":"370_CR29","volume-title":"Error Control Coding: Fundamentals and Applications","author":"S Lin","year":"2004","unstructured":"Lin S, Costello Jr. DJ: Error Control Coding: Fundamentals and Applications,. 2nd edn. (Pearson Prentice-Hall, Upper Saddle River, 2004)","edition":"2nd edn"},{"key":"370_CR30","volume-title":"Digital Communications Fundamentals and Applications","author":"B Sklar","year":"2001","unstructured":"Sklar B: Digital Communications Fundamentals and Applications,. 2nd edn. (Pearson Prentice-Hall, Upper Saddle River, 2001)","edition":"2nd edn."},{"key":"370_CR31","first-page":"9","volume-title":"Bit error rate in NAND flash memories","author":"N Mielke","year":"2008","unstructured":"Mielke N, Wu T, Kessenich J, Schares H, Trivedi E, Goodness F, Nevill E, Leland R: Bit error rate in NAND flash memories,. IEEE International Reliability Physics Symposium (IRPS) pp. 9\u201319 (2008)"},{"key":"370_CR32","volume-title":"Numerical Recipes","author":"WH Press","year":"2007","unstructured":"Press WH, Flannery BP, Teukolsky SA, Vetterling WT: Numerical Recipes,. 3rd edn. (Cambridge University Press, New York, 2007)","edition":"3rd edn."},{"key":"370_CR33","first-page":"145","volume-title":"Migrating enterprise storage to SSDs: analysis of tradeoffs","author":"D Narayanan","year":"2009","unstructured":"Narayanan D, Thereska E, Donnelly A, Elnikety S, Rowstron A: Migrating enterprise storage to SSDs: analysis of tradeoffs,. 4th ACM European Conference on Computer Systems (EuroSys) 145\u2013158 (2009)"}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2012-196.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-6180-2012-196\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2012-196.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T22:07:12Z","timestamp":1630534032000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-6180-2012-196"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,5]]},"references-count":33,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["370"],"URL":"https:\/\/doi.org\/10.1186\/1687-6180-2012-196","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9,5]]},"assertion":[{"value":"14 April 2012","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 August 2012","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 September 2012","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"196"}}