{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T21:18:57Z","timestamp":1772572737485,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,10,3]],"date-time":"2012-10-03T00:00:00Z","timestamp":1349222400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1186\/1687-6180-2012-211","type":"journal-article","created":{"date-parts":[[2012,11,13]],"date-time":"2012-11-13T17:15:41Z","timestamp":1352826941000},"source":"Crossref","is-referenced-by-count":23,"title":["Improving reliability of non-volatile memory technologies through circuit level techniques and error control coding"],"prefix":"10.1186","volume":"2012","author":[{"given":"Chengen","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunus","family":"Emre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,10,3]]},"reference":[{"key":"281_CR1","first-page":"pp. 1","volume-title":"International Symposium on Computer Architecture","author":"BC Lee","year":"2009","unstructured":"Lee BC, Ipek E, Mutlu O, Burger D: Architecting phase change memory as a scalable DRAM alternative. International Symposium on Computer Architecture 2009, pp. 1-12."},{"key":"281_CR2","first-page":"34","volume-title":"International Symposium on Computer Architecture","author":"X Wu","year":"2009","unstructured":"Wu X, Li J, Zhang L, Speight E, Rajamony R, Xie Y: Hybrid cache architecture with disparate memory technologies. In International Symposium on Computer Architecture. (Austin, Texas, USA, 2009); pp. 34-45."},{"issue":"2","key":"281_CR3","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1116\/1.3301579","volume":"28","author":"GW Burr","year":"2010","unstructured":"Burr GW, Breitwisch MJ, Franceschini M, Garetto D, Gopalakrishnan K, Jackson B, Kurdi B, Lam C, Lastras LA, Padilla A, Rajendran B, Raoux S, Shenoy RS: Phase change memory technology. J Vac Sci Technol B 2010, 28(2):223-262. 10.1116\/1.3301579","journal-title":"J Vac Sci Technol B"},{"key":"281_CR4","doi-asserted-by":"publisher","first-page":"2201","DOI":"10.1109\/JPROC.2010.2070050","volume":"98","author":"HS Philip Wong","year":"2010","unstructured":"Philip Wong HS, Raoux S, Kim S, Liang J, Reifenberg JP, Rajendran B, Asheghi M, Goodson KE: Phase change memory. Proc IEEE 2010, 98: 2201-2227.","journal-title":"Proc IEEE"},{"issue":"1","key":"281_CR5","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/JSSC.2007.909751","volume":"43","author":"T Kawahara","year":"2008","unstructured":"Kawahara T, Takemura R, Miura K, Hayakawa J, Ikeda S, Lee Y, Sasaki R, Goto Y, Ito K, Meguro I, Matsukura F, Takahashi H, Matsuoka H, Ohno H: 2 Mb SPRAM (spin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read. IEEE J Solid State Circuits 2008, 43(1):109-120.","journal-title":"IEEE J Solid State Circuits"},{"issue":"3","key":"281_CR6","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/TVLSI.2009.2035509","volume":"19","author":"W Xu","year":"2011","unstructured":"Xu W, Sun H, Wang X, Chen Y, Zhang T: Design of last level on-chip cache using spin transfer torque RAM. IEEE Trans VLSI Syst 2011, 19(3):483-493.","journal-title":"IEEE Trans VLSI Syst"},{"issue":"5","key":"281_CR7","doi-asserted-by":"publisher","first-page":"809","DOI":"10.1109\/TVLSI.2010.2041476","volume":"19","author":"S Chatterjee","year":"2011","unstructured":"Chatterjee S, Rasquinha M, Yalamanchili S, Mukhopadhyay S: A scalable design methodology for energy minimization of STTRAM: a circuit and architecture perspective. IEEE Trans VLSI Syst 2011, 19(5):809-817.","journal-title":"IEEE Trans VLSI Syst"},{"issue":"1","key":"281_CR8","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/TED.2005.860645","volume":"53","author":"XQ Wei","year":"2006","unstructured":"Wei XQ, Shi LP, Walia R, Chong TC, Zhao R, Miao XS, Quek BS: HSPICE macro model of PCRAM for binary and multilevel storage. IEEE Trans Electron Dev 2006, 53(1):56-62.","journal-title":"IEEE Trans Electron Dev"},{"key":"281_CR9","first-page":"1017","volume-title":"17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","author":"N Papandreou","year":"2010","unstructured":"Papandreou N, Pantazi A, Sebastian A, Breitwisch M, Lam C, Pozidis H, Eleftheriou E: Multilevel phase-change memory. In 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). Athens, Greece; 2010:1017-1020."},{"key":"281_CR10","doi-asserted-by":"publisher","first-page":"1078","DOI":"10.1109\/TED.2009.2016398","volume":"56","author":"S Lavizzari","year":"2009","unstructured":"Lavizzari S, Ielmini D, Sharma D, Lacaita AL: Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells\u2014Part II: physics-based modeling. IEEE Trans Electron Dev 2009, 56: 1078-1085.","journal-title":"IEEE Trans Electron Dev"},{"issue":"8","key":"281_CR11","doi-asserted-by":"publisher","first-page":"1357","DOI":"10.1109\/TVLSI.2010.2052640","volume":"19","author":"W Xu","year":"2011","unstructured":"Xu W, Zhang T: A time-aware fault tolerance scheme to improve reliability of multi-level phase-change memory in the presence of significant resistance drift. IEEE Trans VLSI Syst 2011, 19(8):1357-1367.","journal-title":"IEEE Trans VLSI Syst"},{"key":"281_CR12","first-page":"97","volume-title":"ACM Great Lakes Symposium on VLSI","author":"H Sun","year":"2011","unstructured":"Sun H, Liu C, Zheng N, Min T, Zhang T: Design techniques to improve the device write margin for MRAM-based cache memory. In ACM Great Lakes Symposium on VLSI. Lausanne, Switzerland; 2011:97-102."},{"key":"281_CR13","first-page":"471","volume-title":"IEEE\/ACM International Conference on Computer Aided Design","author":"Y Zhang","year":"2011","unstructured":"Zhang Y, Wang X, Chen Y: STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view. In IEEE\/ACM International Conference on Computer Aided Design. San Jose, CA, USA; 2011:471-477."},{"key":"281_CR14","first-page":"278","volume-title":"IEEE Design Automation Conference","author":"J Lo","year":"2008","unstructured":"Lo J, Augustine C, Salahuddin S, Roy K: Modeling of failure probability and statistical design of spin-transfer magnetic random access memory (STT MRAM) array for yield enhancement. In IEEE Design Automation Conference. Anaheim, CA,USA; 2008:278-283."},{"key":"281_CR15","first-page":"121","volume-title":"International Conference on Low Power Electronics and Design","author":"A Nigam","year":"2011","unstructured":"Nigam A, Smullen CW, Mohan V, Chen E, Gurumurthi S, Stan MR: Delivering on the promise of universal memory for spin transfer torque RAM (STT-RAM). In International Conference on Low Power Electronics and Design. Fukuoka, Japan; 2011:121-126."},{"key":"281_CR16","volume-title":"IEEE Workshop on Signal Processing Systems","author":"C Yang","year":"2012","unstructured":"Yang C, Emre Y, Cao Y, Chakrabarti C: Multi-tiered approach to improving the reliability of multi-level cell PRAM. In IEEE Workshop on Signal Processing Systems. Quebec, Canada; 2012."},{"key":"281_CR17","volume-title":"IEEE Workshop on Signal Processing Systems","author":"Y Emre","year":"2012","unstructured":"Emre Y, Yang C, Sutaria K, Cao Y, Chakrabarti C: Enhancing the reliability of STT-RAM through circuit and system level techniques. In IEEE Workshop on Signal Processing Systems. Quebec, Canada; 2012."},{"key":"281_CR18","volume-title":"IEEE International Conference on Computer Design","author":"Z Xu","year":"2012","unstructured":"Xu Z, Sutaria K, Yang C, Chakrabarti C, Cao Y: Hierarchical modeling of phase change memory for reliable design. In IEEE International Conference on Computer Design. Montreal, Canada; 2012."},{"issue":"1","key":"281_CR19","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/JSSC.2008.2006439","volume":"44","author":"F Bedeschi","year":"2009","unstructured":"Bedeschi F, Fackenthal R, Resta C, Donz\u00e8 EM, Jagasivamani M, Buda EC, Pellizzer F, Chow DW, Cabrini A, Calvi G, Faravelli R, Fantini A, Torelli G, Mills D, Gastaldi R, Casagrande G: A bipolar-selected phase change memory featuring multi-level cell storage. IEEE J Solid State Circuits 2009, 44(1):217-227.","journal-title":"IEEE J Solid State Circuits"},{"key":"281_CR20","first-page":"157","volume-title":"IEEE 43rd Annual International Reliability Physics Symposium","author":"K Kim","year":"2005","unstructured":"Kim K, Ahn SJ: Reliability investigation for manufacturable high density PRAM. In IEEE 43rd Annual International Reliability Physics Symposium. San Jose, CA, USA; 2005:157-162."},{"key":"281_CR21","doi-asserted-by":"publisher","first-page":"1070","DOI":"10.1109\/TED.2009.2016398","volume":"56","author":"S Lavizzari","year":"2009","unstructured":"Lavizzari S, Ielmini D, Sharma D, Lacaita AL: Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells\u2014Part I: experimental study. IEEE Trans Electron Dev 2009, 56: 1070-1077.","journal-title":"IEEE Trans Electron Dev"},{"issue":"11","key":"281_CR22","doi-asserted-by":"publisher","first-page":"1929","DOI":"10.1109\/JSSC.2003.818144","volume":"38","author":"D Elmhurst","year":"2003","unstructured":"Elmhurst D, Goldman M: A 1.8-V 128-Mb 125MHz multilevel cell Flash memory with flexible read while write. IEEE J Solid State Circuits 2003, 38(11):1929-1933. 10.1109\/JSSC.2003.818144","journal-title":"IEEE J Solid State Circuits"},{"key":"281_CR23","first-page":"1","volume-title":"IEEE International Memory Workshop (IMW)","author":"N Papandreou","year":"2011","unstructured":"Papandreou N, Pozidis H, Mittelholzer T: Drift-tolerant multilevel phase-change memory. In IEEE International Memory Workshop (IMW). Dallas, TX, USA; 2011:1-4."},{"issue":"1","key":"281_CR24","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/JSSC.2006.888349","volume":"42","author":"S Kang","year":"2007","unstructured":"Kang S, Cho W, Cho B, Lee K, Lee C, Oh H, Choi B, Wang Q, Kim H, Park M, Ro Y, Kim S, Ha C, Kim K, Kim Y, Kim D, Kwak C, Byun H, Jeong G, Jeong H, Kim K, Shin Y: A 0.1-\u03bcm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation l. IEEE J Solid State Circuits 2007, 42(1):210-218.","journal-title":"IEEE J Solid State Circuits"},{"key":"281_CR25","doi-asserted-by":"publisher","first-page":"1408","DOI":"10.1109\/TED.2010.2047070","volume":"56","author":"J Kammerer","year":"2010","unstructured":"Kammerer J, Madec M, H\u00e9brard L: Compact modeling of a magnetic tunnel junction\u2014Part I: dynamic magnetization model. IEEE Trans Electron Dev 2010, 56: 1408-1415.","journal-title":"IEEE Trans Electron Dev"},{"issue":"2","key":"281_CR26","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1109\/JSSC.2011.2170778","volume":"47","author":"Y Chen","year":"2012","unstructured":"Chen Y, Li H, Wang X, Zhu W, Zhang T: A 130nm 1.2V\/3.3V 16Kb spin-transfer torques random access memory with non-deterministic self-reference sensing scheme. IEEE J Solid State Circuits 2012, 47(2):560-573.","journal-title":"IEEE J Solid State Circuits"},{"key":"281_CR27","first-page":"900","volume-title":"45thDesign Automation Conference","author":"Y Ye","year":"2008","unstructured":"Ye Y, Liu F, Nassif S, Cao Y: Statistical modeling and simulation of threshold variation under dopant fluctuation and line edge roughness. 45thDesign Automation Conference 2008, 900-905."},{"key":"281_CR28","first-page":"1313","volume-title":"Proceedings of the Design, Automation, and Test in Europe","author":"Y Zhang","year":"2012","unstructured":"Zhang Y, Li Y, Jones A, Chen Y: Asymmetry of MTJ switching and its implication to STT-RAM designs. In Proceedings of the Design, Automation, and Test in Europe. Grenoble, France; 2012:1313-1331."},{"issue":"12","key":"281_CR29","doi-asserted-by":"publisher","first-page":"1724","DOI":"10.1109\/TVLSI.2009.2032192","volume":"18","author":"Y Chen","year":"2010","unstructured":"Chen Y, Wang X, Li H, Xi H, Yan Y: Design margin exploration of spin-transfer torque RAM (STT-RAM) in scaled technologies. IEEE Trans VLSI Syst 2010, 18(12):1724-1733.","journal-title":"IEEE Trans VLSI Syst"},{"key":"281_CR30","unstructured":"Nangate, Sunnyvale, California, Nangate, Sunnyvale, California. 45nm open cell library. 2008. \n                    http:\/\/www.nangate.com"},{"key":"281_CR31","unstructured":"Synopsys Design Compiler. \n                    http:\/\/www.synopsys.com"},{"issue":"5","key":"281_CR32","doi-asserted-by":"publisher","first-page":"843","DOI":"10.1109\/TVLSI.2009.2015666","volume":"18","author":"H Choi","year":"2010","unstructured":"Choi H, Liu W, Sung W: VLSI implementation of BCH error correction for multilevel cell NAND flash memory. IEEE Trans VLSI Syst 2010, 18(5):843-847.","journal-title":"IEEE Trans VLSI Syst"}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-6180-2012-211\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2012-211.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2012-211.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,23]],"date-time":"2019-01-23T03:06:43Z","timestamp":1548212803000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-6180-2012-211"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,3]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["281"],"URL":"https:\/\/doi.org\/10.1186\/1687-6180-2012-211","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10,3]]},"article-number":"211"}}