{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:09:00Z","timestamp":1779203340660,"version":"3.51.4"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/2.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1186\/1687-6180-2013-153","type":"journal-article","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T10:26:55Z","timestamp":1380623215000},"source":"Crossref","is-referenced-by-count":10,"title":["Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons"],"prefix":"10.1186","volume":"2013","author":[{"given":"Hanen","family":"Chenini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean Pierre","family":"D\u00e9rutin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Romuald","family":"Aufr\u00e8re","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roland","family":"Chapuis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,10,1]]},"reference":[{"key":"549_CR1","first-page":"122","volume":"2","author":"H Chenini","year":"2012","unstructured":"Chenini H, D\u00e9rutin JP, Chateau T: Fast prototyping of embedded image processing application on homogenous system - a parallel particle filter tracking method on Homogeneous Network of Communicating Processors(HNCP). VISAPP 2012, 2: 122-133.","journal-title":"VISAPP"},{"key":"549_CR2","first-page":"349","volume":"85","author":"GD Michell","year":"1997","unstructured":"Michell GD, Gupta RK: Hardware\/software co-design. IEEE MICRO 1997, 85: 349-365.","journal-title":"IEEE MICRO"},{"key":"549_CR3","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1109\/DATE.2009.5090662","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe, Nice, 20\u201324 Apr 2009","author":"J Vidal","year":"2009","unstructured":"Vidal J, de Lamotte F, Gogniat G, Soulard P, Diguet JP: A co-design approach for embedded system modeling and code generation with UML and MARTE. In Proceedings of the Conference on Design, Automation and Test in Europe, Nice, 20\u201324 Apr 2009. Belgium: European Design and Automation Association; 2009:226-231."},{"key":"549_CR4","doi-asserted-by":"crossref","first-page":"6:3","DOI":"10.1155\/2009\/826296","volume":"2009","author":"T Arpinen","year":"2009","unstructured":"Arpinen T, Salminen E, H\u00e4m\u00e4l\u00e4inen TD, H\u00e4nnik\u00e4inen M: Performance evaluation of UML2-modeled embedded streaming applications with system-level simulation. EURASIP J. Embedded Syst 2009, 2009: 6:3-6:3.","journal-title":"EURASIP J. Embedded Syst"},{"key":"549_CR5","doi-asserted-by":"publisher","first-page":"64369","DOI":"10.1155\/ASP\/2006\/64369","volume":"2006","author":"M Raulet","year":"2006","unstructured":"Raulet M, Moy C, Urban F, Nezan JF, D\u00e9forges O, Sorel Y: Rapid prototyping for heterogeneous multicomponent systems: an MPEG-4 stream over an UMTS communication link. EURASIP J. Adv. Signal Process 2006, 2006: 64369.","journal-title":"EURASIP J. Adv. Signal Process"},{"key":"549_CR6","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MDT.2002.1047744","volume":"19","author":"O Wander","year":"2002","unstructured":"Wander O, Damie L, Gabriela N, Yanick P, Sungjoo Y, Ahmed A, Lovic G, Mario DN: Multiprocessor SoC platforms: a component-based design approach. IEEE Design Test Comput. 2002, 19: 52-63.","journal-title":"IEEE Design Test Comput"},{"key":"549_CR7","first-page":"876","volume-title":"Proceedings of the conference on Design, Automation and Test in Europe, vol.2, Washington, DC, USA","author":"T Kempf","year":"2005","unstructured":"Kempf T, Doerper M, Leupers R, Ascheid G, Meyr H, Kogel T, Vanthournout B: A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms. In Proceedings of the conference on Design, Automation and Test in Europe, vol.2, Washington, DC, USA. IEEE, Piscataway; 2005:876-881."},{"issue":"2","key":"549_CR8","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1145\/1151074.1151077","volume":"5","author":"T Kangas","year":"2006","unstructured":"Kangas T, Kukkala P, Orsila H, Salminen E, H\u00e4nnik\u00e4inen M, H\u00e4m\u00e4l\u00e4inen TD, Riihim\u00e4ki J, Kuusilinna K: UML-based multiprocessor SoC design framework. ACM Trans. Embed. Comput. Syst. 2006, 5(2):281-320. 10.1145\/1151074.1151077","journal-title":"ACM Trans. Embed. Comput. Syst"},{"key":"549_CR9","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1155\/2007\/47580","volume":"2007","author":"C Haubelt","year":"2007","unstructured":"Haubelt C, Falk J, Keinert J, Schlichter T, Streub\u00fchr M, Deyhle A, Hadert A, Teich J: A SystemC-based design methodology for digital signal processing systems. EURASIP J. Embedded Syst. 2007, 2007: 15-15.","journal-title":"EURASIP J. Embedded Syst"},{"key":"549_CR10","first-page":"574","volume-title":"45th ACM\/IEEE Design Automation Conference, Anaheim, 8\u201313 Jun 2008","author":"N Hristo","year":"2008","unstructured":"Hristo N, Mark T, Todor S, Andy P, Simon P, Bose R, Claudiu Z, Deprettere E: Daedalus: toward composable multimedia MP-SoC design. In 45th ACM\/IEEE Design Automation Conference, Anaheim, 8\u201313 Jun 2008. IEEE, Piscataway; 2008:574-579."},{"key":"549_CR11","first-page":"273","volume-title":"Proceedings of the 3rd IEEE\/ACM\/IFIP International Conference on Hardware\/software Codesign and System Synthesis, CODES+ISSS '05, Jersey City","author":"Y Jin","year":"2005","unstructured":"Jin Y, Satish N, Ravindran K, Keutzer K: An automated exploration framework for FPGA-based soft multiprocessor systems. In Proceedings of the 3rd IEEE\/ACM\/IFIP International Conference on Hardware\/software Codesign and System Synthesis, CODES+ISSS '05, Jersey City. IEEE, Piscataway; 2005:273-278."},{"issue":"7\u20138","key":"549_CR12","doi-asserted-by":"publisher","first-page":"1141","DOI":"10.1016\/S0167-8191(02)00106-0","volume":"28","author":"K Benkrid","year":"2002","unstructured":"Benkrid K, Crookes D, Benkrid A: Towards a general framework for FPGAs based image processing using hardware skeletons. Parallel Comput 2002, 28(7\u20138):1141-1154.","journal-title":"Parallel Comput"},{"key":"549_CR13","volume-title":"International Joint Conference on Neural Networks 2013 (IJCNN2013), Dallas, USA","author":"H Chenini","year":"2012","unstructured":"Chenini H, D\u00e9rutin J, Tixier T: Fast parking control of mobile robot based on multi-layer neural network on homogeneous architecture. In International Joint Conference on Neural Networks 2013 (IJCNN2013), Dallas, USA. IEEE; 2012."},{"issue":"2","key":"549_CR14","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/PL00013275","volume":"13","author":"A Romuald","year":"2001","unstructured":"Romuald A, Roland C, Frederic C: A model-driven approach for real-time road recognition. Mach. Vis. Appl. 2001, 13(2):95-107. 10.1007\/PL00013275","journal-title":"Mach. Vis. Appl"},{"key":"549_CR15","first-page":"2:1","volume-title":"Proceedings of the 8th FPGAWorld Conference, FPGAWorld '11","author":"L Si\u00e9ler","year":"2011","unstructured":"Si\u00e9ler L, Damez L, Ballet B, Landrault A, D\u00e9rutin J: A generic packet router IP for multi-processors network-on-chip. In Proceedings of the 8th FPGAWorld Conference, FPGAWorld '11. ACM, New York; 2011:2:1-2:6."},{"key":"549_CR16","first-page":"310","volume-title":"The SecretBlaze: a configurable and cost-effective open-source soft-core processor. IPDPS Workshops, Shanghai, 16\u201320 May 2011","author":"B Lyonel","year":"2011","unstructured":"Lyonel B, Luis VC, Pascal B, Lionel T: The SecretBlaze: a configurable and cost-effective open-source soft-core processor. IPDPS Workshops, Shanghai, 16\u201320 May 2011. IEEE, Piscataway; 2011:310-313."}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1186\/1687-6180-2013-153\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2013-153.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/1687-6180-2013-153.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T20:17:21Z","timestamp":1548101841000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/1687-6180-2013-153"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10,1]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["549"],"URL":"https:\/\/doi.org\/10.1186\/1687-6180-2013-153","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10,1]]},"article-number":"153"}}