{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T19:01:27Z","timestamp":1706209287803},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,3,4]],"date-time":"2015-03-04T00:00:00Z","timestamp":1425427200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1186\/s13634-015-0197-y","type":"journal-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T16:27:35Z","timestamp":1425400055000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["An optimised twin precision multiplier for ASIC environment"],"prefix":"10.1186","volume":"2015","author":[{"given":"Rosi","family":"Asirvatham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seshasayanan","family":"Ramachandran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,4]]},"reference":[{"key":"197_CR1","first-page":"30","volume-title":"Proc. 22nd IEEE Int. Conf. Comput. Des","author":"M Sj\u00e4lander","year":"2004","unstructured":"M Sj\u00e4lander, H Eriksson, P Larsson-Edefors, An efficient twin- precision multiplier, in Proc. 22nd IEEE Int. Conf. Comput. Des, 2004, pp. 30\u201333"},{"key":"197_CR2","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17","author":"M Sj\u00e4lander","year":"2009","unstructured":"M Sj\u00e4lander, P Larsson-Edefors, Multiplication Acceleration Through Twin Precision, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, 9th edn., 2009","edition":"9"},{"key":"197_CR3","unstructured":"Differences between FPGA and ASIC. \n                    http:\/\/www.xilinx.com\/fpga\/asic.htm\n                    \n                  ."},{"key":"197_CR4","unstructured":"About ASIC and FPGA. \n                    http:\/\/www.altera.com"},{"key":"197_CR5","first-page":"395","volume-title":"Proc. 35th Int. Symp. Microarchitecture","author":"GH Loh","year":"2002","unstructured":"GH Loh, Exploiting data-width locality to increase superscalar execution bandwidth, in Proc. 35th Int. Symp. Microarchitecture, 2002, pp. 395\u2013405"},{"key":"197_CR6","first-page":"13","volume-title":"Proc. 5th Int. Symp. High Perform. Comput. Arch","author":"D Brooks","year":"1999","unstructured":"D Brooks, M Martonosi, Dynamically exploiting narrow width operands to improve processor power and performance, in Proc. 5th Int. Symp. High Perform. Comput. Arch, 1999, pp. 13\u201322"},{"key":"197_CR7","volume-title":"IEEE Conference","author":"S Krithivasan","year":"2003","unstructured":"S Krithivasan, MJ Schulte, Multiplier Architectures for Media Processing, in IEEE Conference, 2003"},{"key":"197_CR8","volume-title":"IEEE International Conference on Application-Specific Systems, Architectures and Processors","author":"S Khan","year":"2009","unstructured":"S Khan, E Casseau, D Menard, Reconfigurable SWP operator for multimedia processing, in IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2009"},{"key":"197_CR9","first-page":"284","volume-title":"IEEE Transaction on Computers, vol. 54","author":"A Danysh","year":"2005","unstructured":"A Danysh, D Tan, Architecture and Implementation of a vector\/SIMD multiply-accumulate unit, in IEEE Transaction on Computers, vol. 54, 2005, pp. 284\u2013293"},{"key":"197_CR10","first-page":"236","volume-title":"Quarterly J. Mechanical and Applied Math, vol. 4","author":"AD Booth","year":"1951","unstructured":"AD Booth, A signed binary multiplication technique, in Quarterly J. Mechanical and Applied Math, vol. 4, 1951, pp. 236\u2013240"},{"key":"197_CR11","volume-title":"IEEE Transactions On Computers, vol. 60","author":"F Lamberti","year":"2011","unstructured":"F Lamberti, N Andrikos, E Antelo, P Montuschi, Reducing the Computation Time in (Short Bit-Width) Two\u2019s Complement Multipliers, in IEEE Transactions On Computers, vol. 60, 2nd edn., 2011","edition":"2"},{"issue":"1","key":"197_CR12","first-page":"67","volume":"49","author":"OL MacSorley","year":"1961","unstructured":"OL MacSorley, High speed arithmetic in binary computers. Proc. Inst. Radio Eng. 49(1), 67\u201397 (1961)","journal-title":"Proc. Inst. Radio Eng."},{"issue":"3","key":"197_CR13","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1109\/TC.2005.51","volume":"54","author":"Z Huang","year":"2005","unstructured":"Z Huang, MD Ercegovac, High-Performance Low-Power Left-to-Right Array Multiplier Design. IEEE Trans. Comput. 54(3), 272\u2013283 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"197_CR14","first-page":"867","volume-title":"Proc. Conf. Record of the 37th Asilomar Conf. Signals, Systems and Computers, vol. 1","author":"R Zimmermann","year":"2003","unstructured":"R Zimmermann, DQ Tran, Optimized Synthesis of Sum-of- Products, in Proc. Conf. Record of the 37th Asilomar Conf. Signals, Systems and Computers, vol. 1, 2003, pp. 867\u2013872"},{"issue":"7","key":"197_CR15","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/12.863039","volume":"49","author":"W-C Yeh","year":"2000","unstructured":"W-C Yeh, C-W Jen, High-speed Booth encoded parallel multiplier design. IEEE Trans. Comput. 49(7), 692\u2013701 (2000)","journal-title":"IEEE Trans. Comput."},{"key":"197_CR16","first-page":"120","volume-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 1","author":"J Fadavi-Ardekani","year":"1993","unstructured":"J Fadavi-Ardekani, M N Booth encoded multiplier generator using optimized Wallace trees, in IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 1, 2nd edn., 1993, pp. 120\u2013125","edition":"2"},{"key":"197_CR17","first-page":"4","volume-title":"Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)","author":"H Eriksson","year":"2006","unstructured":"H Eriksson, P Larsson-Edefors, M Sheeran, M Sj\u00e4lander, D Jo-hansson, M Sch\u00f6lin, Multiplier reduction tree with logarithmic logic depth and regular connectivity, in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2006, pp. 4\u20138"},{"key":"197_CR18","series-title":"Morgan Kaufmann Publishers - An Imprint of Elsevier","volume-title":"Digital Arithmetic","author":"MD Ercegovac","year":"2004","unstructured":"MD Ercegovac, T Lang, Digital Arithmetic. Morgan Kaufmann Publishers - An Imprint of Elsevier, 2004"},{"key":"197_CR19","first-page":"508","volume-title":"Proc. Euromicro Symp. Digital System Design","author":"JY Kang","year":"2004","unstructured":"JY Kang, JL Gaudiot, A Fast and Well-Structured Multiplier, in Proc. Euromicro Symp. Digital System Design, 2004, pp. 508\u2013515"},{"key":"197_CR20","unstructured":"YS Algnabi, R Teymourzadeh, M Othman and S Islam. FPGA Implementation of Pipeline Digit-Slicing Multiplier-Less Radix 22 DIF SDF Butterfly for Fast Fourier Transform Structure, Institute of MicroEngineering and Nanoelectronics IMEN, VLSI Design Department, Malaysia, in The 5th European conference on antennas andpropagation (EUCAP2011), pp 4168\u20134172."}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13634-015-0197-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-015-0197-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-015-0197-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-015-0197-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,26]],"date-time":"2019-03-26T22:42:16Z","timestamp":1553640136000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/s13634-015-0197-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,4]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,12]]}},"alternative-id":["197"],"URL":"https:\/\/doi.org\/10.1186\/s13634-015-0197-y","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3,4]]},"assertion":[{"value":"1 March 2014","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 January 2015","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 March 2015","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"18"}}