{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T21:00:29Z","timestamp":1740171629713,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,5,23]],"date-time":"2017-05-23T00:00:00Z","timestamp":1495497600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1186\/s13634-017-0468-x","type":"journal-article","created":{"date-parts":[[2017,5,23]],"date-time":"2017-05-23T08:24:37Z","timestamp":1495527877000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic configuration management of a multi-standard and multi-mode reconfigurable multi-ASIP architecture for turbo decoding"],"prefix":"10.1186","volume":"2017","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8091-0703","authenticated-orcid":false,"given":"Vianney","family":"Lapotre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amer","family":"Baghdadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Philippe","family":"Diguet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,23]]},"reference":[{"key":"468_CR1","doi-asserted-by":"crossref","unstructured":"C Berrou, A Glavieux, P Thitimajshima, in Proc. of the IEEE International Conference on Communications (ICC), 2. Near Shannon limit error-correcting coding and decoding: turbo-codes. 1, (1993), pp. 1064\u20131070. doi: 10.1109\/ICC.1993.397441 .","DOI":"10.1109\/ICC.1993.397441"},{"key":"468_CR2","unstructured":"3GPP TS 36.212. Evolved Universal Terrestrial radio access (E-UTRA); multiplexing and channel coding, version 8.4.0 (2008). http:\/\/www.etsi.org\/deliver\/etsi_ts\/136200_136299\/136212\/08.04.00_60\/ts_136212v080400p.pdf ."},{"key":"468_CR3","doi-asserted-by":"crossref","unstructured":"IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems (Std., 2006). doi:10.1109\/IEEESTD.2006.99107.","DOI":"10.1109\/IEEESTD.2006.99107"},{"issue":"7","key":"468_CR4","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/TCSII.2010.2048481","volume":"57","author":"C-C Wong","year":"2010","unstructured":"C-C Wong, H-C Chang, Reconfigurable turbo decoder with parallel architecture for 3GPP LTE system. IEEE Trans. Circuits Syst. II: Express Briefs. 57(7), 566\u2013570 (2010). doi:10.1109\/TCSII.2010.2048481.","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"468_CR5","doi-asserted-by":"crossref","unstructured":"J-H Kim, I-C Park, in Proc. of the IEEE Custom Integrated Circuits Conference (CICC). A unified parallel radix-4 turbo decoder for mobile wimax and 3GPP-LTE, (2009), pp. 487\u2013490. doi:10.1109\/CICC.2009.5280790.","DOI":"10.1109\/CICC.2009.5280790"},{"key":"468_CR6","doi-asserted-by":"crossref","unstructured":"D-S Cho, H-J Park, H-C Park, in Proc. of the International Conference on Telecommunications (ICT). Implementation of an efficient UE decoder for 3G LTE system, (2008), pp. 1\u20135. doi:10.1109\/ICTEL.2008.4652642.","DOI":"10.1109\/ICTEL.2008.4652642"},{"key":"468_CR7","doi-asserted-by":"crossref","unstructured":"D Wu, R Asghar, Y Huang, D Liu, in Proc. of the IEEE 8th International Conference on ASIC (ASICON). Implementation of a high-speed parallel turbo decoder for 3GPP LTE terminals, (2009), pp. 481\u2013484. doi:10.1109\/ASICON.2009.5351623.","DOI":"10.1109\/ASICON.2009.5351623"},{"key":"468_CR8","doi-asserted-by":"crossref","unstructured":"C-H Lin, C-Y Chen, E-J Chang, A-Y Wu, in Proc. of the 13th International Symposium on Integrated Circuits (ISIC). A 0.16nj\/bit\/iteration 3.38mm2 turbo decoder chip for WiMAX\/LTE standards, (2011), pp. 168\u2013171. doi:10.1109\/ISICir.2011.6131904.","DOI":"10.1109\/ISICir.2011.6131904"},{"key":"468_CR9","doi-asserted-by":"crossref","unstructured":"M May, T Ilnseher, N Wehn, W Raab, in Proc. of the Design, Automation and Test in Europe Conference & Exhibition (DATE). A 150Mbit\/s 3GPP LTE turbo code decoder, (2010), pp. 1420\u20131425. doi:10.1109\/DATE.2010.5457035.","DOI":"10.1109\/DATE.2010.5457035"},{"key":"468_CR10","doi-asserted-by":"crossref","unstructured":"R Shrestha, R Paily, in Proc. of the 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems (VLSID). Design and implementation of a high speed MAP decoder architecture for turbo decoding, (2013), pp. 86\u201391. doi:10.1109\/VLSID.2013.168.","DOI":"10.1109\/VLSID.2013.168"},{"key":"468_CR11","unstructured":"Xilinx, Partial Reconfiguration User Guide UG702 (v14.5)."},{"key":"468_CR12","doi-asserted-by":"crossref","unstructured":"S Zhang, R Qian, T Peng, R Duan, K Chen, in Proc. of the 7th International ICST Conference on Communications and Networking in China (CHINACOM). High throughput turbo decoder design for GPP platform, (2012), pp. 817\u2013821. doi:10.1109\/ChinaCom.2012.6417597.","DOI":"10.1109\/ChinaCom.2012.6417597"},{"key":"468_CR13","doi-asserted-by":"crossref","unstructured":"L Huang, Y Luo, H Wang, F Yang, Z Shi, D Gu, in Proc. of the IET International Conference on Communication Technology and Application (ICCTA). A high speed turbo decoder implementation for CPU-based SDR system, (2011), pp. 19\u201323. doi:10.1049\/cp.2011.0622.","DOI":"10.1049\/cp.2011.0622"},{"key":"468_CR14","doi-asserted-by":"crossref","unstructured":"O Muller, A Baghdadi, M Jezequel, in Proc. of the Design, Automation and Test in Europe Conference & Exhibition (DATE), 1. ASIP-based multiprocessor SoC design for simple and double binary turbo decoding, (2006), pp. 1\u20136. doi:10.1109\/DATE.2006.244126.","DOI":"10.1109\/DATE.2006.244126"},{"key":"468_CR15","doi-asserted-by":"crossref","unstructured":"H Moussa, O Muller, A Baghdadi, M Jezequel, in Proc. of the Design, Automation Test in Europe Conference & Exhibition (DATE). Butterfly and Benes-based on-chip communication networks for multiprocessor turbo decoding, (2007), pp. 1\u20136. doi:10.1109\/DATE.2007.364668.","DOI":"10.1109\/DATE.2007.364668"},{"key":"468_CR16","doi-asserted-by":"crossref","unstructured":"P Murugappa, A-K R., A Baghdadi, M J\u00e9z\u00e9quel, in Proc. of Design, Automation and Test in Europe Conference & Exhibition (DATE). A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding, (2011), pp. 1\u20136. doi:10.1109\/DATE.2011.5763047.","DOI":"10.1109\/DATE.2011.5763047"},{"key":"468_CR17","doi-asserted-by":"crossref","unstructured":"C Brehm, T Ilnseher, N Wehn, in Proc. of the International SoC Design Conference (ISOCC). A scalable multi-ASIP architecture for standard compliant trellis decoding, (2011), pp. 349\u2013352. doi: 10.1109\/ISOCC.2011.6138782 .","DOI":"10.1109\/ISOCC.2011.6138782"},{"issue":"10","key":"468_CR18","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/TVLSI.2008.2002428","volume":"16","author":"T Vogt","year":"2008","unstructured":"T Vogt, N Wehn, A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment. IEEE Trans. Very Large Scale Integration (VLSI) Syst.16(10), 1309\u20131320 (2008). doi:10.1109\/TVLSI.2008.2002428.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"468_CR19","doi-asserted-by":"crossref","unstructured":"S Kunze, E Matus, G Fettweis, T Kobori, in Proc. of the IEEE Workshop on Signal Processing Systems (SIPS). A \u201cmulti-user\u201d approach towards a channel decoder for convolutional, turbo and ldpc codes, (2010), pp. 386\u2013391. http:\/\/ieeexplore.ieee.org\/document\/5624878\/ .","DOI":"10.1109\/SIPS.2010.5624878"},{"issue":"6","key":"468_CR20","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1109\/TCSI.2012.2221216","volume":"60","author":"C Condo","year":"2012","unstructured":"C Condo, M Martina, G Masera, VLSI implementation of a multi-mode turbo\/LDPC decoder architecture. IEEE Trans. Circuits Syst. I: Reg. Papers. 60(6), 1441\u20131454 (2012). doi:10.1109\/TCSI.2012.2221216.","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Papers"},{"key":"468_CR21","doi-asserted-by":"crossref","unstructured":"C Condo, M Martina, G Masera, in Proc. of the Design, Automation and Test in Europe Conference & Exhibition (DATE). A network-on-chip-based turbo\/LDPC decoder architecture, (2012), pp. 1525\u20131530. doi:10.1109\/DATE.2012.6176715.","DOI":"10.1109\/DATE.2012.6176715"},{"issue":"99","key":"468_CR22","first-page":"1","volume":"PP","author":"V Lapotre","year":"2015","unstructured":"V Lapotre, P Murugappa, G Gogniat, A Baghdadi, M Hubner, J-P Diguet, A dynamically reconfigurable multi-ASIP architecture for multistandard and multimode turbo decoding. IEEE Trans. Very Large Scale Integration (VLSI) Syst.PP(99), 1\u20131 (2015). doi:10.1109\/TVLSI.2015.2396941.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"468_CR23","doi-asserted-by":"crossref","unstructured":"P Robertson, E Villebrun, P Hoeher, in Proc. of the IEEE International Conference on Communications (ICC), 2. A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain, (1995), pp. 1009\u201310132. doi:10.1109\/ICC.1995.524253.","DOI":"10.1109\/ICC.1995.524253"},{"key":"468_CR24","doi-asserted-by":"crossref","unstructured":"M Bickerstaff, L Davis, C Thomas, D Garrett, C Nicol, in Proc. of the 2003 IEEE International Solid-State Circuits Conference (ISSCC). A 24mb\/s radix-4 logmap turbo decoder for 3GPP-HSDPA mobile wireless, (2003), pp. 150\u20134841. doi:10.1109\/ISSCC.2003.1234244.","DOI":"10.1109\/ISSCC.2003.1234244"},{"issue":"3","key":"468_CR25","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1109\/92.784098","volume":"7","author":"G Masera","year":"1999","unstructured":"G Masera, G Piccinini, MR Roch, M Zamboni, VLSI architectures for turbo codes. IEEE Trans. Very Large Scale Integration (VLSI) Syst.7(3), 369\u2013379 (1999). doi:10.1109\/92.784098.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"issue":"2","key":"468_CR26","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TCOMM.2003.809247","volume":"51","author":"E Boutillon","year":"2003","unstructured":"E Boutillon, WJ Gross, PG Gulak, VLSI architectures for the MAP algorithm. IEEE Trans. Commun.51(2), 175\u2013185 (2003). doi:10.1109\/TCOMM.2003.809247.","journal-title":"IEEE Trans. Commun."},{"key":"468_CR27","doi-asserted-by":"crossref","unstructured":"Y Zhang, KK Parhi, in Proceedings of the 2004 International Symposium on Circuits and Systems (ISCAS), 2. Parallel turbo decoding, (2004), pp. 509\u2013512. doi:10.1109\/ISCAS.2004.1329320.","DOI":"10.1109\/ISCAS.2004.1329320"},{"issue":"1","key":"468_CR28","doi-asserted-by":"crossref","first-page":"927","DOI":"10.1155\/2010\/927920","volume":"2010","author":"O Muller","year":"2010","unstructured":"O Muller, A Baghdadi, M Jezequel, Parallelism efficiency in convolutional turbo decoding. EURASIP J. Adv. Signal Process.2010(1), 927\u2013920 (2010).","journal-title":"EURASIP J. Adv. Signal Process."},{"issue":"2","key":"468_CR29","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/TCOMM.2004.841982","volume":"53","author":"J Zhang","year":"2005","unstructured":"J Zhang, MPC Fossorier, Shuffled iterative decoding. IEEE Trans. Commun.53(2), 209\u2013213 (2005). doi:10.1109\/TCOMM.2004.841982.","journal-title":"IEEE Trans. Commun."},{"key":"468_CR30","doi-asserted-by":"crossref","unstructured":"O Muller, A Baghdadi, M Jezequel, in Information and Communication Technologies, 2006. ICTTA \u201906. 2nd, 2. Exploring parallel processing levels for convolutional turbo decoding, (2006), pp. 2353\u20132358. doi:10.1109\/ICTTA.2006.1684774.","DOI":"10.1109\/ICTTA.2006.1684774"},{"key":"468_CR31","unstructured":"V Lapotre, P Murugappa, G Gogniat, A Baghdadi, M Huebner, J-P Diguet, in Proc. of the 2013 16th Euromicro Conference on Digital System Design (DSD). Stopping-free dynamic configuration of a multi-asip turbo decoder, (2013). http:\/\/ieeexplore.ieee.org\/document\/6628272\/ ."},{"key":"468_CR32","unstructured":"V Lapotre, P Murugappa, G Gogniat, A Baghdadi, J-P Diguet, J-N Bazin, M Huebner, in Proc. of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS). Optimizations for an efficient reconfiguration of an ASIP-based turbo decoder, (2013). http:\/\/ieeexplore.ieee.org\/document\/6571888\/ ."},{"key":"468_CR33","unstructured":"V Lapotre, P Murugappa, G Gogniat, A Baghdadi, M Huebner, J-P Diguet, in Proc. of the 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context, (2013). http:\/\/ieeexplore.ieee.org\/document\/6654620\/ ."},{"issue":"2","key":"468_CR34","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/92.924051","volume":"9","author":"C Schurgers","year":"2001","unstructured":"C Schurgers, F Catthoor, M Engels, Memory optimization of MAP turbo decoder algorithms. IEEE Trans. Very Large Scale Integration (VLSI) Syst.9(2), 305\u2013312 (2001). doi:10.1109\/92.924051.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"468_CR35","unstructured":"S Benedetto, D Divsalar, G Montorsi, F Pollara, Soft-output decoding algorithms in iterative decoding of turbo codes (1996). The Telecommunications and Data Acquisition Progress Report 42-124. NASA Code 315-91-20-20-53. https:\/\/ipnpr.jpl.nasa.gov\/progress_report\/42-124\/title.htm ."}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-017-0468-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13634-017-0468-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-017-0468-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T19:46:35Z","timestamp":1569354395000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/s13634-017-0468-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,23]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["468"],"URL":"https:\/\/doi.org\/10.1186\/s13634-017-0468-x","relation":{},"ISSN":["1687-6180"],"issn-type":[{"type":"electronic","value":"1687-6180"}],"subject":[],"published":{"date-parts":[[2017,5,23]]},"article-number":"35"}}