{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:15:08Z","timestamp":1775837708198,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,3,21]],"date-time":"2022-03-21T00:00:00Z","timestamp":1647820800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2022,3,21]],"date-time":"2022-03-21T00:00:00Z","timestamp":1647820800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61372094"],"award-info":[{"award-number":["61372094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61071001"],"award-info":[{"award-number":["61071001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"published-print":{"date-parts":[[2022,12]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Fast Fourier Transform is widely used in communication and signal processing. I propose an improved multipath delay commutator pipelining architecture based on the radix-2 time decimation algorithm. By optimizing the intermediate data processing process and the first stage of pipelining, the architecture improves the system's computing speed and reduces the use of registers. I propose a multiplication scheme based on CORDIC and binary decomposition coding to realize complex number multiplication and constant multiplication and to eliminate the use of a multiplier. Experimental results suggest that proposed implementation has less latency and hardware utilization as compared to recently proposed implementations.<\/jats:p>","DOI":"10.1186\/s13634-022-00855-6","type":"journal-article","created":{"date-parts":[[2022,3,21]],"date-time":"2022-03-21T11:03:04Z","timestamp":1647860584000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["High performance and resource efficient FFT processor based on CORDIC algorithm"],"prefix":"10.1186","volume":"2022","author":[{"given":"Yupu","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Lv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lulu","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,3,21]]},"reference":[{"key":"855_CR1","doi-asserted-by":"publisher","first-page":"5801","DOI":"10.1007\/s00034-020-01436-4","volume":"39","author":"MS Kavitha","year":"2020","unstructured":"M.S. Kavitha, P. Rangarajan, An efficient FPGA architecture for reconfigurable FFT processor incorporating an integration of an improved CORDIC and Radix-2 r Algorithm. Circuits Syst. Signal Process. 39, 5801\u20135829 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"855_CR2","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/s11265-020-01551-0","volume":"93","author":"HJ Lin","year":"2020","unstructured":"H.J. Lin, C.A. Shen, The architectural optimizations of a low-complexity and low-latency FFT processor for MIMO-OFDM communication systems. J. Signal Process. Syst. 93, 67\u201378 (2020)","journal-title":"J. Signal Process. Syst."},{"key":"855_CR3","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1016\/j.micpro.2018.12.002","volume":"64","author":"JS Bruno","year":"2019","unstructured":"J.S. Bruno, V. Almenar, J. Valls, FPGA implementation of a 10 GS\/s variable-length FFT for OFDM-based optical communication systems. Microprocess. Microsyst. 64, 195\u2013204 (2019)","journal-title":"Microprocess. Microsyst."},{"issue":"9","key":"855_CR4","doi-asserted-by":"publisher","first-page":"093706","DOI":"10.1063\/1.5019846","volume":"89","author":"L Li","year":"2018","unstructured":"L. Li, A.M. Wyrwicz, Parallel 2D FFT implementation on FPGA suitable for real-time MR image processing. Rev. Sci. Instrum. 89(9), 093706 (2018)","journal-title":"Rev. Sci. Instrum."},{"issue":"2","key":"855_CR5","doi-asserted-by":"publisher","first-page":"741","DOI":"10.1007\/s13369-017-2696-7","volume":"43","author":"C Tian","year":"2018","unstructured":"C. Tian, Q. Zhang, G. Sun et al., FFT consolidated sparse and collaborative representation for image classification. Arab. J. Sci. Eng. 43(2), 741\u2013758 (2018)","journal-title":"Arab. J. Sci. Eng."},{"issue":"3","key":"855_CR6","doi-asserted-by":"publisher","first-page":"663","DOI":"10.1016\/j.commatsci.2010.06.009","volume":"49","author":"S Brisard","year":"2010","unstructured":"S. Brisard, L. Dormieux, FFT-based methods for the mechanics of composites: A general variational framework. Comput. Mater. Sci. 49(3), 663\u2013671 (2010)","journal-title":"Comput. Mater. Sci."},{"key":"855_CR7","doi-asserted-by":"crossref","unstructured":"A. Chen, X. Wang, An image watermarking scheme based on DWT and DFT. In: 2017 2nd International Conference on Multimedia and Image Processing (ICMP). IEEE, 2017, pp. 177\u2013180","DOI":"10.1109\/ICMIP.2017.51"},{"key":"855_CR8","doi-asserted-by":"crossref","unstructured":"A. Wahbi, A. Roukhe, L. Helou, Enhancing the quality of voice communications by acoustic noise cancellation (ANC) using a low-cost adaptive algorithm based Fast Fourier Transform (FFT) and circular convolution. In: 2014 9th International Conference on Intelligent Systems: Theories and Applications (SITA-14). IEEE, 2014, pp. 1\u20137","DOI":"10.1109\/SITA.2014.6847310"},{"issue":"6","key":"855_CR9","doi-asserted-by":"publisher","first-page":"1390","DOI":"10.1109\/TVLSI.2019.2894751","volume":"27","author":"SN Tang","year":"2019","unstructured":"S.N. Tang, F.C. Jan, Energy-efficient and calibration-aware Fourier-domain OCT imaging processor. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(6), 1390\u20131403 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"855_CR10","unstructured":"Y. Gao, Digital Signal Processing Based on FPGA. Publishing House of Electronics Industry, 2012"},{"key":"855_CR11","doi-asserted-by":"crossref","unstructured":"V. Kumar, D. Selvakumar, P.M. Sobha, Area, and frequency optimized 1024 point Radix-2 FFT processor on FPGA. In: 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA). IEEE, 2015, pp. 1\u20136","DOI":"10.1109\/VLSI-SATA.2015.7050487"},{"issue":"1","key":"855_CR12","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/TVLSI.2011.2178275","volume":"21","author":"M Garrido","year":"2011","unstructured":"M. Garrido, J. Grajal, M.A. Sanchez et al., Pipelined radix-2k feedforward FFT architectures. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(1), 23\u201332 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"855_CR13","doi-asserted-by":"publisher","first-page":"1581","DOI":"10.1007\/s11265-018-1396-1","volume":"90","author":"M Garrido","year":"2018","unstructured":"M. Garrido, M.L. L\u00f3pez-Vallejo, S.G. Chen, Guest editorial: special section on fast Fourier transform (FFT) hardware implementations. J. Signal Process. Syst. 90(11), 1581\u20131582 (2018)","journal-title":"J. Signal Process. Syst."},{"issue":"12","key":"855_CR14","doi-asserted-by":"publisher","first-page":"1397","DOI":"10.3390\/electronics8121397","volume":"8","author":"Y Jung","year":"2019","unstructured":"Y. Jung, J. Cho, S. Lee et al., Area-Efficient Pipelined FFT Processor for Zero-Padded Signals. Electronics 8(12), 1397 (2019)","journal-title":"Electronics"},{"key":"855_CR15","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1016\/j.micpro.2018.04.003","volume":"60","author":"NH Nguyen","year":"2018","unstructured":"N.H. Nguyen, S.A. Khan, C.H. Kim et al., A high-performance, resource-efficient, reconfigurable parallel-pipelined FFT processor for FPGA platforms. Microprocess. Microsyst. 60, 96\u2013106 (2018)","journal-title":"Microprocess. Microsyst."},{"issue":"7","key":"855_CR16","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1049\/iet-cds.2019.0512","volume":"14","author":"PK Godi","year":"2020","unstructured":"P.K. Godi, B.T. Krishna, P. Kotipalli, Design optimization of multiplier-free parallel pipelined FFT on field-programmable gate array. IET Circuits Devices Syst. 14(7), 995\u20131000 (2020)","journal-title":"IET Circuits Devices Syst."},{"issue":"9","key":"855_CR17","doi-asserted-by":"publisher","first-page":"2486","DOI":"10.1109\/TVLSI.2017.2710479","volume":"25","author":"C Ingemarsson","year":"2017","unstructured":"C. Ingemarsson, P. K\u00e4llstr\u00f6m, F. Qureshi et al., Efficient FPGA mapping of pipeline SDF FFT cores. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(9), 2486\u20132497 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"855_CR18","doi-asserted-by":"crossref","unstructured":"S.L.M. Hassan, N. Sulaiman, I.S.A. Halim, Low power pipelined FFT processor architecture on FPGA. In: 2018 9th IEEE Control and System Graduate Research Colloquium (ICSGRC). IEEE, 2018, pp. 31\u201334","DOI":"10.1109\/ICSGRC.2018.8657583"},{"key":"855_CR19","doi-asserted-by":"crossref","unstructured":"T. Siu, C.W. Sham, F.C.M. Lau, Operating frequency improvement on FPGA implementation of a pipeline large-FFT processor. In: 2017 19th International Conference on Advanced Communication Technology (ICACT). IEEE, 2017, pp. 5\u20139","DOI":"10.23919\/ICACT.2017.7890046"},{"key":"855_CR20","doi-asserted-by":"crossref","unstructured":"A. Manimaran, S. Parasuraman, Design of optimized Radix-4 FFT processor with multiplier sharing method. In: IOP Conference Series: Materials Science and Engineering. IOP Publishing, 2020, 925(1), 012067","DOI":"10.1088\/1757-899X\/925\/1\/012067"},{"issue":"11","key":"855_CR21","doi-asserted-by":"publisher","first-page":"1347","DOI":"10.1109\/TCSII.2017.2683643","volume":"64","author":"QJ Xing","year":"2017","unstructured":"Q.J. Xing, Z.G. Ma, Y.K. Xu, A novel conflict-free parallel memory access scheme for FFT processors. IEEE Trans. Circuits Syst. II Express Briefs 64(11), 1347\u20131351 (2017)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"1","key":"855_CR22","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TCSII.2009.2037262","volume":"57","author":"CF Hsiao","year":"2010","unstructured":"C.F. Hsiao, Y. Chen, C.Y. Lee, A generalized mixed-radix algorithm for memory-based FFT processors. IEEE Trans. Circuits Syst. II Express Briefs 57(1), 26 (2010)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"11","key":"855_CR23","doi-asserted-by":"publisher","first-page":"6617","DOI":"10.1109\/TCOMM.2020.3016648","volume":"68","author":"A Yazdanialahabadi","year":"2020","unstructured":"A. Yazdanialahabadi, M. Ardakani, A distributed low-complexity coding solution for large-scale distributed FFT. IEEE Trans. Commun. 68(11), 6617\u20136628 (2020)","journal-title":"IEEE Trans. Commun."},{"key":"855_CR24","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1007\/s12243-019-00742-6","volume":"75","author":"K Elango","year":"2019","unstructured":"K. Elango, K. Muniandi, VLSI implementation of an area and energy-efficient FFT\/IFFT core for MIMO-OFDM applications. Ann. Telecommun. 75, 215\u2013227 (2019)","journal-title":"Ann. Telecommun."},{"key":"855_CR25","doi-asserted-by":"publisher","first-page":"1676","DOI":"10.1109\/TVLSI.2020.2992021","volume":"28","author":"J Wang","year":"2020","unstructured":"J. Wang, S. Li, X. Li, Scheduling of data access for the Radix-2k fft processor using single-port memory. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28, 1676\u20131689 (2020)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"855_CR26","first-page":"887","volume":"116","author":"SM Joshi","year":"2015","unstructured":"S.M. Joshi, FFT architectures: a review. Int. J. Comput. Appl 116(7), 887 (2015)","journal-title":"Int. J. Comput. Appl"},{"key":"855_CR27","first-page":"379","volume":"38","author":"JS Walther","year":"1971","unstructured":"J.S. Walther, A unified algorithm for elementary functions. Proc. Spring Joint Comput. Conf. 38, 379\u2013385 (1971)","journal-title":"Proc. Spring Joint Comput. Conf."},{"key":"855_CR28","doi-asserted-by":"publisher","first-page":"1726","DOI":"10.1109\/JSSC.2005.852007","volume":"40","author":"YW Lin","year":"2005","unstructured":"Y.W. Lin, H.Y. Liu, C.Y. Lee, A 1-GS\/s FFT\/IFFT processor for UWB applications. IEEE J. Solid-State Circuits 40, 1726\u20131735 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"855_CR29","doi-asserted-by":"publisher","first-page":"1914","DOI":"10.1080\/00207217.2020.1870750","volume":"108","author":"DS Chandra Inguva","year":"2021","unstructured":"D.S. Chandra Inguva, D.J.B. Seventiline, Implementation of FPGA design of FFT architecture based on CORDIC algorithm. Int. J. Electron. 108, 1914\u20131939 (2021)","journal-title":"Int. J. Electron."},{"key":"855_CR30","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/j.vlsi.2020.03.008","volume":"73","author":"A Changela","year":"2020","unstructured":"A. Changela, M. Zaveri, D. Verma, FPGA implementation of high-performance, resource-efficient Radix-16 CORDIC rotator based FFT algorithm. Integration 73, 89\u2013100 (2020)","journal-title":"Integration"},{"issue":"1","key":"855_CR31","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/TVLSI.2015.2402207","volume":"24","author":"J Wang","year":"2015","unstructured":"J. Wang, C. Xiong, K. Zhang et al., A mixed-decimation MDF architecture for Radix-2k parallel FFT. IEEE Trans. Very Large Scale Integr. Syst. 24(1), 67\u201378 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"855_CR32","doi-asserted-by":"crossref","unstructured":"A. Drozd, S. Antoshchuk, J. Drozd, et al. Checkable FPGA design: energy consumption, throughput and trustworthiness. In: Green IT Engineering: Social, Business and Industrial Applications. Springer, Cham, 2019, pp. 73\u201394","DOI":"10.1007\/978-3-030-00253-4_4"}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-022-00855-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1186\/s13634-022-00855-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-022-00855-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T18:24:26Z","timestamp":1726856666000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/s13634-022-00855-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,21]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["855"],"URL":"https:\/\/doi.org\/10.1186\/s13634-022-00855-6","relation":{},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,21]]},"assertion":[{"value":"11 August 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 March 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 March 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval and consent to participate"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}},{"value":"YuPu Zhao, Hong Lv, Jun Li, and LuLu Zhu declare that they have no conflict of interests.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"23"}}