{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T04:28:50Z","timestamp":1772166530362,"version":"3.50.1"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T00:00:00Z","timestamp":1687305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T00:00:00Z","timestamp":1687305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074017"],"award-info":[{"award-number":["62074017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["EURASIP J. Adv. Signal Process."],"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>\n                    To meet the demand of low bit error rate and high bandwidth for high-speed links, a reliable 112\u00a0Gb\/s four-level pulse amplitude modulation (PAM4) transceiver design scheme with adaptive threshold voltage and adaptive decision feedback equalizer is proposed in this paper. In this scheme, three continuous time linear equalizers (CTLEs) at the front end of receiver are used to compensate the high-frequency, mid-frequency and low-frequency signals, respectively, and the variable gain amplifier (VGA) and saturation amplifier (SatAmp) are used to scale the signal amplitude. In addition to the three data samplers, four auxiliary samplers are also used for threshold adaptation. The sign-sign least mean squares algorithm uses the offset between the data sampler and the auxiliary sampler at the receiver side to drive the auxiliary reference voltage to converge to the signal constellation level, thus ensuring that the eye diagram of the PAM4 received signal has equal spacing and a constant signal\u2013noise ratio for the three eyes in the vertical direction. In addition, the adaptive DFE for PAM4 signaling allows the transceiver to better adapt to the channel and thus achieve better equalizer performance. The simulation results show that the PAM4 transceiver design can compensate up to 25\u00a0dB of channel loss with an average eye height of 59.6 mv and an average eye width of 0.27 UI at a bit error rate of 10\n                    <jats:sup>\u221212<\/jats:sup>\n                    under the condition of 3-tap feedforward equalizer (FFE) transmitter.\n                  <\/jats:p>","DOI":"10.1186\/s13634-023-01033-y","type":"journal-article","created":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T09:04:38Z","timestamp":1687338278000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A PAM4 transceiver design scheme with threshold adaptive and tap adaptive"],"prefix":"10.1186","volume":"2023","author":[{"given":"Xuena","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1025-0412","authenticated-orcid":false,"given":"Zhensong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Miao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuduo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhuwei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,6,21]]},"reference":[{"issue":"12","key":"1033_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/JSSC.2017.2749432","volume":"52","author":"J Im","year":"2017","unstructured":"J. Im, D. Freitas, A.B. Roldan, R. Casey, S. Chen, C. Chou, A 40-to-56 gb\/s pam-4 receiver with ten-tap direct decision-feedback equalization in 16-nm finfet. IEEE J. Solid-State Circuits 52(12), 1\u201317 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1033_CR2","unstructured":"CEI-112G-VSR-PAM4: Optical internetworking forum (OIF). Common electrical I\/O (CEI) - electrical and jitter interoperability agreements for 6G+ bps, 11G+ bps, 25G+ bps, 56G+ bps and 112G+ bps I\/O, https:\/\/www.oiforum.com\/"},{"key":"1033_CR3","doi-asserted-by":"crossref","unstructured":"M. Bassi, F. Radice, M. Bruccoleri, S. Erba, A. Mazzanti, 3.6 A 45Gb\/s PAM-4 transmitter delivering 1.3Vppd output swing with 1V supply in 28nm CMOS FDSOI. IEEE International Solid-state Circuits Conference. IEEE (2016)","DOI":"10.1109\/ISSCC.2016.7417909"},{"key":"1033_CR4","first-page":"1","volume":"99","author":"Y Frans","year":"2017","unstructured":"Y. Frans, J. Shin, Z. Lei, P. Upadhyaya, K. Chang, A 56-gb\/s pam4 wireline transceiver using a 32-way time-interleaved sar adc in 16-nm finfet. IEEE J. Solid-State Circuits 99, 1\u201310 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1033_CR5","doi-asserted-by":"crossref","unstructured":"P. Upadhyaya, F. P. Chi, S. W. Lim, J. Cho, k. Chang, A fully adaptive 19-to-56Gb\/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET. 2018 IEEE International Solid - State Circuits Conference (ISSCC). IEEE (2018)","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"1033_CR6","doi-asserted-by":"crossref","unstructured":"P.J. Peng, J.F. Li, L. Y. Chen, J. Lee, 6.1 A 56Gb\/s PAM-4\/NRZ transceiver in 40nm CMOS. 2017 IEEE International Solid-State Circuits Conference (ISSCC). IEEE (2017)","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"1033_CR7","doi-asserted-by":"crossref","unstructured":"S. Kiran, S. Cai, L. Ying, S. Hoyos, S. Palermo S, A 32 Gb\/s ADC-based PAM-4 receiver with 2-bit\/stage SAR ADC and partially-unrolled DFE. 2018 IEEE Custom Integrated Circuits Conference (CICC). IEEE (2018)","DOI":"10.1109\/CICC.2018.8357008"},{"key":"1033_CR8","first-page":"1","volume":"99","author":"Y Krupnik","year":"2020","unstructured":"Y. Krupnik, N. Dolev, A. Meisler, A. Cohen, U. Virobnik, 112-gb\/s pam4 adc-based serdes receiver with resonant afe for long-reach channels. IEEE J. Solid-State Circ. 99, 1\u20139 (2020)","journal-title":"IEEE J. Solid-State Circ."},{"key":"1033_CR9","doi-asserted-by":"crossref","unstructured":"E. Depaoli, E. Monaco, G. Steffan, M. Mazzini, H. Zhang, W. Audoglio, A 4.9pJ\/b 16-to-64Gb\/s PAM-4 VSR transceiver in 28nm FDSOI CMOS. 2018 IEEE International Solid - State Circuits Conference (ISSCC). IEEE (2018)","DOI":"10.1109\/ISSCC.2018.8310209"},{"key":"1033_CR10","doi-asserted-by":"crossref","unstructured":"J. Hudner, D. Carey, R. Casey, K. Hearne, K. Chang, A 112GB\/S PAM4 wireline receiver using a 64-Way time-interleaved SAR ADC in 16NM FinFET. 2018 IEEE Symposium on VLSI Circuits. IEEE (2018)","DOI":"10.1109\/VLSIC.2018.8502436"},{"key":"1033_CR11","doi-asserted-by":"crossref","unstructured":"J. Savoj, K. Hsieh, P. Upadhyaya P, An FT, K. Chang, A wide common-mode fully-adaptive multi-standard 12.5Gb\/s backplane transceiver in 28nm CMOS. VLSI Circuits (VLSIC), 2012 Symposium on. IEEE (2012)","DOI":"10.1109\/VLSIC.2012.6243811"},{"issue":"1","key":"1033_CR12","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/JSSC.2020.3024261","volume":"56","author":"J Im","year":"2020","unstructured":"J. Im, K. Zheng, C.H. Chou, L. Zhou, J.W. Kim, S. Chen, Y. Wang, H.W. Hung, K. Tan, W. Lin, A.B. Roldan, A 112-gb\/s pam-4 long-reach wireline transceiver using a 36-way time-interleaved sar adc and inverter-based rx analog front-end in 7-nm finfet. IEEE J. Solid-State Circ. 56(1), 7\u201318 (2020)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"3","key":"1033_CR13","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1109\/JSSC.2018.2881278","volume":"54","author":"A Roshan-Zamir","year":"2019","unstructured":"A. Roshan-Zamir, Iwai, Takayuki, Fan, Yang-Hang, A 56-gb\/s pam4 receiver with low-overhead techniques for threshold and edge-based dfe fir- and iir-tap adaptation in 65-nm cmos. IEEE J. Solid-State Circuits 54(3), 672\u2013684 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"1033_CR14","doi-asserted-by":"publisher","first-page":"452","DOI":"10.1109\/JSSC.2018.2877172","volume":"54","author":"L Wang","year":"2018","unstructured":"L. Wang, Y. Fu, M.A. LaCroix, E. Chong, A.C. Carusone, A 64-gb\/s 4-pam transceiver utilizing an adaptive threshold adc in 16-nm finfet. IEEE J. Solid-State Circ. 54(2), 452\u2013462 (2018)","journal-title":"IEEE J. Solid-State Circ."},{"key":"1033_CR15","unstructured":"W. Miao, L. Mingche, L. Fangxu, S. Jianjun, W. Heming, W. Zheng, T. Zixiang, X. Chaolong, An Adaptive Equalizer for 56 Gb\/s PAM4 SerDes. 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM). IEEE (2021)"},{"issue":"6","key":"1033_CR16","doi-asserted-by":"publisher","first-page":"1321","DOI":"10.1109\/JSSC.2011.2134450","volume":"46","author":"S Ibrahim","year":"2011","unstructured":"S. Ibrahim, B. Razavi, Low-power CMOS equalizer design for 20-Gb\/s systems. IEEE J. Solid-State Circ. 46(6), 1321\u20131336 (2011)","journal-title":"IEEE J. Solid-State Circ."},{"key":"1033_CR17","doi-asserted-by":"crossref","unstructured":"S. Kiran, S. Cai, Y. Zhu, S. Hoyos, S. Palermo, Digital equalization with adc-based receivers: two important roles played by digital signal processingin designing analog-to-digital-converter-based wireline communication receivers. Microwave Magazine, IEEE (2019).","DOI":"10.1109\/MMM.2019.2898025"},{"key":"1033_CR18","doi-asserted-by":"crossref","unstructured":"L. Tang, W. Gai, L. Shi, X. Xiang, A. He, A 32Gb\/s 133mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65nm CMOS. 2018 IEEE International Solid - State Circuits Conference - (ISSCC). IEEE (2018)","DOI":"10.1109\/ISSCC.2018.8310210"},{"issue":"9","key":"1033_CR19","doi-asserted-by":"publisher","first-page":"2157","DOI":"10.1109\/JSSC.2008.2001876","volume":"43","author":"KLJ Wong","year":"2008","unstructured":"K.L.J. Wong, E.H. Chen, C.K.K. Yang, Edge and data adaptive equalization of serial-link transceivers. IEEE J. Solid-State Circ. 43(9), 2157\u20132169 (2008)","journal-title":"IEEE J. Solid-State Circ."},{"key":"1033_CR20","doi-asserted-by":"crossref","unstructured":"L. Tang, W. Gai, L. Shi, PAM4 receiver with adaptive threshold voltage and adaptive decision feedback equalizer. IEEE International Symposium on Circuits & Systems. IEEE (2016)","DOI":"10.1109\/ISCAS.2016.7539030"},{"issue":"4","key":"1033_CR21","doi-asserted-by":"publisher","first-page":"909","DOI":"10.1109\/JSSC.2010.2040117","volume":"45","author":"H Wang","year":"2010","unstructured":"H. Wang, J. Lee, A 21-gb\/s 87-mw transceiver with ffe\/dfe\/analog equalizer in 65-nm cmos technology. IEEE J. Solid-State Circ. 45(4), 909\u2013920 (2010)","journal-title":"IEEE J. Solid-State Circ."},{"key":"1033_CR22","doi-asserted-by":"crossref","unstructured":"J. Hudner, D. Carey, R. Casey, K. Hearne, K. Chang, A 112GB\/S PAM4 wireline receiver using a 64-way time-interleaved SAR ADC in 16NM FinFET. 2018 IEEE Symposium on VLSI Circuits. IEEE (2018).","DOI":"10.1109\/VLSIC.2018.8502436"}],"container-title":["EURASIP Journal on Advances in Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-023-01033-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1186\/s13634-023-01033-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s13634-023-01033-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T09:15:27Z","timestamp":1687338927000},"score":1,"resource":{"primary":{"URL":"https:\/\/asp-eurasipjournals.springeropen.com\/articles\/10.1186\/s13634-023-01033-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,21]]},"references-count":22,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2023,12]]}},"alternative-id":["1033"],"URL":"https:\/\/doi.org\/10.1186\/s13634-023-01033-y","relation":{"has-preprint":[{"id-type":"doi","id":"10.21203\/rs.3.rs-2483739\/v1","asserted-by":"object"}]},"ISSN":["1687-6180"],"issn-type":[{"value":"1687-6180","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,21]]},"assertion":[{"value":"16 January 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 June 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 June 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval and consent to participate"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}},{"value":"The authors declare that they have no competing interests.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"70"}}