{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:07:50Z","timestamp":1774966070316,"version":"3.50.1"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,5,16]],"date-time":"2016-05-16T00:00:00Z","timestamp":1463356800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["EURASIP J. on Info. Security"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1186\/s13635-016-0036-1","type":"journal-article","created":{"date-parts":[[2016,5,16]],"date-time":"2016-05-16T06:01:57Z","timestamp":1463378517000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":16,"title":["ASIC implementation of random number generators using SR latches and its evaluation"],"prefix":"10.1186","volume":"2016","author":[{"given":"Naoya","family":"Torii","sequence":"first","affiliation":[]},{"given":"Hirotaka","family":"Kokubo","sequence":"additional","affiliation":[]},{"given":"Dai","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Kouichi","family":"Itoh","sequence":"additional","affiliation":[]},{"given":"Masahiko","family":"Takenaka","sequence":"additional","affiliation":[]},{"given":"Tsutomu","family":"Matsumoto","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,5,16]]},"reference":[{"key":"36_CR1","unstructured":"NIST, Special Publication 800-22, A statistical test suite for random and pseudorandom number generators for cryptographic applications (2010). \n                    http:\/\/csrc.nist.gov\/publications\/nistpubs\/800-22-rev1a\/SP800-22rev1a.pdf\n                    \n                  . Accessed 11 May 2016."},{"issue":"2","key":"36_CR2","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1587\/transinf.E95.D.426","volume":"E95-D","author":"H Hata","year":"2012","unstructured":"H Hata, S Ichikawa, FPGA implementation of metastability-based true random number generator. IEICE Trans. Inf. Syst.E95-D(2), 426\u2013436 (2012). doi:\n                    10.1587\/transinf.E95.D.426\n                    \n                  .","journal-title":"IEICE Trans. Inf. Syst."},{"key":"36_CR3","unstructured":"W Killmann, W Schindler, A proposal for: functionality classes for random number generators version 2.0 (2011). \n                    https:\/\/www.bsi.bund.de\/SharedDocs\/Downloads\/DE\/BSI\/Zertifizierung\/Interpretationen\/AIS_20_Functionality_classes_for_random_number_generators_e.html\n                    \n                  . Accessed 11 May 2016."},{"key":"36_CR4","volume-title":"Recommendation for the entropy sources used for random bit generation","author":"NIST","year":"2012","unstructured":"NIST, Special Publication 800-90B(first draft), Recommendation for the entropy sources used for random bit generation (National Institute of Standards and Technology, Gaithersburg, MD, 2012). \n                    http:\/\/csrc.nist.gov\/publications\/drafts\/800-90\/draft-sp800-90b.pdf\n                    \n                  . Accessed 11 May 2016."},{"key":"36_CR5","volume-title":"Special Publication 800-90B (second draft), Recommendation for the entropy sources used for random bit generation","author":"NIST","year":"2016","unstructured":"NIST, Special Publication 800-90B (second draft), Recommendation for the entropy sources used for random bit generation (National Institute of Standards and Technology, Gaithersburg, MD, 2016). \n                    http:\/\/csrc.nist.gov\/publications\/drafts\/800-90\/sp800-90b_second_draft.pdf\n                    \n                  . Accessed 11 May 2016."},{"key":"36_CR6","volume-title":"Evaluation of ASIC Implementation of Physical Random Number Generators Using RS latches","author":"H Kokubo","year":"2014","unstructured":"H Kokubo, D Yamamoto, M Takenaka, K Itoh, N Torii, Evaluation of ASIC Implementation of Physical Random Number Generators Using RS latches (Springer International Publishing, Switzerland, 2014)."},{"issue":"6","key":"36_CR7","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/81.586025","volume":"44","author":"WT Holman","year":"1997","unstructured":"WT Holman, JA Connelly, AB Dowlatabadi, An integrated analog\/digital random noise source. IEEE Trans. Circ. Syst. I Fundam. Theory Appl. 44(6), 521\u2013528 (1997). doi:\n                    10.1109\/81.586025\n                    \n                  .","journal-title":"IEEE Trans. Circ. Syst. I Fundam. Theory Appl"},{"issue":"4","key":"36_CR8","doi-asserted-by":"publisher","first-page":"403","DOI":"10.1109\/TC.2003.1190581","volume":"52","author":"M Bucci","year":"2003","unstructured":"M Bucci, L Germani, R Luzzi, A Trifiletti, M Varanonuovo, A high-speed oscillator-based truly random number source for cryptographic applications on a smart card IC. IEEE Trans. Comput. 52(4), 403\u2013409 (2003). doi:\n                    10.1109\/TC.2003.1190581\n                    \n                  .","journal-title":"IEEE Trans. Comput"},{"key":"36_CR9","first-page":"203","volume-title":"Advances in Cryptology, Proc. of CRYPTO 84, LNCS Vol.195","author":"RC Fairfield","year":"1985","unstructured":"RC Fairfield, RL Mortenson, KB Coulthart, in Advances in Cryptology, Proc. of CRYPTO 84, LNCS Vol.195. An LSI Random Number Generator (RNG) (SpringerHeidelberg, 1985), pp. 203\u2013230, doi:\n                    10.1007\/3-540-39568-7_18\n                    \n                  ."},{"key":"36_CR10","first-page":"415","volume-title":"Cryptographic Hardware and Embedded Systems-CHES2002, LNCS Vol.2523","author":"V Fischer","year":"2002","unstructured":"V Fischer, M Drutarovsk, in Cryptographic Hardware and Embedded Systems-CHES2002, LNCS Vol.2523. True Random Number Generator Embedded in Reconfigurable Hardware (SpringerBerlin, Heidelberg, 2002), pp. 415\u2013430, doi:\n                    10.1007\/3-540-36400-5_30\n                    \n                  ."},{"key":"36_CR11","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/FPGA.2003.1227241","volume-title":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines-FCCM 2003(April 2003)","author":"KH Tsoi","year":"2003","unstructured":"KH Tsoi, KH Leung, PH Leong, PHW Leong, in 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines-FCCM 2003(April 2003). Compact FPGA-based true and pseudo random number generators (IEEENew York, 2003), pp. 51\u201361, doi:\n                    10.1109\/FPGA.2003.1227241\n                    \n                  ."},{"issue":"3","key":"36_CR12","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1109\/TCSI.2008.916446","volume":"55","author":"M Bucci","year":"2008","unstructured":"M Bucci, R Luzzi, Fully digital random bit generators for cryptographic applications. IEEE Trans. Circ. Syst. I Reg. Papers. 55(3), 861\u2013875 (2008). doi:\n                    10.1109\/TCSI.2008.916446\n                    \n                  .","journal-title":"IEEE Trans. Circ. Syst. I Reg. Papers"},{"issue":"12","key":"36_CR13","doi-asserted-by":"publisher","first-page":"2393","DOI":"10.1587\/transfun.E97.A.2393","volume":"E97-A","author":"T Amaki","year":"2014","unstructured":"T Amaki, M Hashimoto, T Onoye, A process and temperature tolerant oscillator-based true random number generator. IEICE Trans. Fundam.E97-A(12), 2393\u20132399 (2014).","journal-title":"IEICE Trans. Fundam."},{"issue":"1","key":"36_CR14","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/TC.2007.250627","volume":"56","author":"B Sunar","year":"2007","unstructured":"B Sunar, WJ Martin, DR Stinson, A provably secure true random number generator with built-in tolerance to active attacks. IEEE Trans. Comput. 56(1), 109\u2013119 (2007). doi:\n                    10.1109\/TC.2007.250627\n                    \n                  .","journal-title":"IEEE Trans. Comput"},{"key":"36_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/FPL.2006.311206","volume-title":"Proceedings - 2006 International Conference on Field Programmable Logic and Applications (August 2006)","author":"D Schellekens","year":"2006","unstructured":"D Schellekens, B Preneel, I Verbauwhede, in Proceedings - 2006 International Conference on Field Programmable Logic and Applications (August 2006). FPGA vendor agnostic true random number generator (IEEENew York, 2006), pp. 1\u20136, doi:\n                    10.1109\/FPL.2006.311206\n                    \n                  ."},{"issue":"501672","key":"36_CR16","first-page":"8","volume":"2009","author":"K Wold","year":"2009","unstructured":"K Wold, CH Tan, Analysis and enhancement of random number generator in FPGA based on oscillator rings. Int. J. Reconfigurable Comput. 2009(501672), 8 (2009). doi:\n                    10.1155\/2009\/501672\n                    \n                  .","journal-title":"Int. J. Reconfigurable Comput"},{"key":"36_CR17","first-page":"595","volume-title":"Proceedings of the 28th European Solid-State Circuits Conference (September 2002)","author":"DJ Kinniment","year":"2002","unstructured":"DJ Kinniment, EG Chester, in Proceedings of the 28th European Solid-State Circuits Conference (September 2002). Design of an on-chip random number generator using metastability (IEEENew York, 2002), pp. 595\u2013598. \n                    http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=1471597\n                    \n                  . Accessed 11 May 2016."},{"key":"36_CR18","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/ISSCC.2007.373465","volume-title":"2007 IEEE International Solid-State Circuits Conference(Feburary 2007). Digest of Technical Papers","author":"C Tokunaga","year":"2007","unstructured":"C Tokunaga, D Blaauw, T Mudge, in 2007 IEEE International Solid-State Circuits Conference(Feburary 2007). Digest of Technical Papers. True Random Number Generator with a Metastability-Based Quality Control (IEEENew York, 2007), pp. 404\u2013406, doi:\n                    10.1109\/ISSCC.2007.373465\n                    \n                  ."},{"issue":"5","key":"36_CR19","doi-asserted-by":"publisher","first-page":"1324","DOI":"10.1109\/JSSC.2008.920327","volume":"43","author":"J Holleman","year":"2008","unstructured":"J Holleman, S Bridges, BP Otis, C Diorio, A 3 \u03bcW CMOS true random number generator with adaptive floating-gate offset cancellation. IEEE J. Solid State Circ. 43(5), 1324\u20131336 (2008). doi:\n                    10.1109\/JSSC.2008.920327\n                    \n                  .","journal-title":"IEEE J. Solid State Circ"},{"key":"36_CR20","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/978-3-642-15031-9_24","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2010. LNCS Vol.6225","author":"M Varchola","year":"2010","unstructured":"M Varchola, M Drutarovsky, in Cryptographic Hardware and Embedded Systems - CHES 2010. LNCS Vol.6225. New High Entropy Element for FPGA Based True Random Number Generators (SpringerHeidelberg, 2010), pp. 351\u2013365, doi:\n                    10.1007\/978-3-642-15031-9_24\n                    \n                  ."},{"issue":"11","key":"36_CR21","doi-asserted-by":"publisher","first-page":"2807","DOI":"10.1109\/JSSC.2012.2217631","volume":"47","author":"SK Mathew","year":"2012","unstructured":"SK Mathew, S Srinivasan, MA Anders, H Kaul, SK Hsu, F Sheikh, RK Krishnamurthy, 2.4 Gbps, 7 mW all-digital PVT-variation tolerant true random number generator for 45 nm CMOS High-Performance Microprocessors. IEEE J. Solid State Circ. 47(11), 2807\u20132821 (2012). IEEE. doi:\n                    10.1109\/JSSC.2012.2217631\n                    \n                  .","journal-title":"IEEE J. Solid State Circ"},{"key":"36_CR22","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1007\/978-3-662-48324-4_18","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2015, LNCS Vol.9293","author":"P Haddad","year":"2015","unstructured":"P Haddad, V Fischer, F Bernard, J Nicolai, in Cryptographic Hardware and Embedded Systems \u2013 CHES 2015, LNCS Vol.9293. A physical approach for stochastic modeling of TERO-based TRNG (SpringerHeidelberg, 2015), pp. 357\u2013372, doi:\n                    10.1007\/978-3-662-48324-4\n                    \n                  ."},{"key":"36_CR23","unstructured":"Fujitsu Semiconductor, Semicustom CMOS standard cell CS86 series (2009). \n                    http:\/\/www.fujitsu.com\/us\/Images\/e620209_CS86_ASIC.pdf\n                    \n                  . Accessed 28 Mar 2016."},{"key":"36_CR24","doi-asserted-by":"publisher","DOI":"10.1002\/0470868023","volume-title":"RFID Handbook: Fundamentals and, Applications in Contactless Smart Cards and Identification, Second Edition","author":"K Finkenzeller","year":"2003","unstructured":"K Finkenzeller, RFID Handbook: Fundamentals and, Applications in Contactless Smart Cards and Identification, Second Edition (Wiley, West Sussex, 2003)."},{"key":"36_CR25","unstructured":"Xilinx, Spartan-3E starter kit board user guide. \n                    http:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/ug230.pdf\n                    \n                  . Accessed 28 Mar 2016."},{"key":"36_CR26","unstructured":"NIST, NIST statistical test suite (2014). \n                    http:\/\/csrc.nist.gov\/groups\/ST\/toolkit\/rng\/documents\/sts-2.1.2.zip\n                    \n                  . Accessed 28 Mar 2016."},{"key":"36_CR27","unstructured":"RB Davies, Exclusive OR (XOR) and hardware random number generators Independent biased pairs (2002). \n                    http:\/\/www.robertnz.net\/pdf\/xor2.pdf\n                    \n                  . Accessed 28 Mar 2016."},{"key":"36_CR28","unstructured":"R Ward, T Molteno, Table of linear feedback shift registers.Technical Reports, University of Otago, New Zealand (2007). \n                    http:\/\/courses.cse.tamu.edu\/csce680\/walker\/lfsr_table.pdf\n                    \n                  . Accessed 28 Mar 2016."}],"container-title":["EURASIP Journal on Information Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13635-016-0036-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13635-016-0036-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13635-016-0036-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13635-016-0036-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,26]],"date-time":"2019-03-26T12:08:53Z","timestamp":1553602133000},"score":1,"resource":{"primary":{"URL":"https:\/\/jis-eurasipjournals.springeropen.com\/articles\/10.1186\/s13635-016-0036-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,16]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["36"],"URL":"https:\/\/doi.org\/10.1186\/s13635-016-0036-1","relation":{},"ISSN":["1687-417X"],"issn-type":[{"value":"1687-417X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,16]]},"article-number":"10"}}