{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:06:07Z","timestamp":1747893967551},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,7,7]],"date-time":"2016-07-07T00:00:00Z","timestamp":1467849600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Embedded Systems"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1186\/s13639-016-0039-5","type":"journal-article","created":{"date-parts":[[2016,7,18]],"date-time":"2016-07-18T08:07:20Z","timestamp":1468829240000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Low power memory allocation and mapping for area-constrained systems-on-chips"],"prefix":"10.1186","volume":"2017","author":[{"given":"Manuel","family":"Strobel","sequence":"first","affiliation":[]},{"given":"Marcus","family":"Eggenberger","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Radetzki","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,7,7]]},"reference":[{"key":"39_CR1","volume-title":"Proc. International Conference on ASIC (ASICON)","author":"S Mai","year":"2007","unstructured":"S Mai, C Zhang, Y Zhao, J Chao, Z Wang, in Proc. International Conference on ASIC (ASICON). An application-specific memory partitioning method for low power (IEEEGuilin, China, 2007)."},{"key":"39_CR2","volume-title":"Proc. International Symposium on Low Power Electronics and Design (ISLPED)","author":"L Benini","year":"2000","unstructured":"L Benini, A Macii, M Poncino, in Proc. International Symposium on Low Power Electronics and Design (ISLPED). A recursive algorithm for low power memory partitioning (IEEERapallo, Italy, 2000)."},{"key":"39_CR3","volume-title":"Proc. The International Conference for High Performance Computing, Networking, Storage, and Analysis (SC)","author":"S Krishnamoorthy","year":"2006","unstructured":"S Krishnamoorthy, U Catalyurek, J Nieplocha, A Rountev, P Sadayappan, in Proc. The International Conference for High Performance Computing, Networking, Storage, and Analysis (SC). Hypergraph Partitioning for Automatic Memory Hierarchy Management (IEEETampa, FL, USA, 2006)."},{"issue":"2","key":"39_CR4","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1109\/TVLSI.2008.2001940","volume":"17","author":"F Menichelli","year":"2009","unstructured":"F Menichelli, M Olivieri, Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips. IEEE Trans. Very Large Scale Integr. (VLSI) Syst.17(2), 161\u2013171 (2009).","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"39_CR5","doi-asserted-by":"publisher","first-page":"408","DOI":"10.1109\/TCAD.2006.884487","volume":"26","author":"S Pasricha","year":"2007","unstructured":"S Pasricha, ND Dutt, A framework for cosynthesis of memory and communication architectures for MPSoC. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD). 26(3), 408\u2013420 (2007).","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD)"},{"key":"39_CR6","first-page":"409","volume-title":"Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)","author":"S Steinke","year":"2002","unstructured":"S Steinke, L Wehmeyer, B-S Lee, P Marwedel, in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). Assigning program and data objects to scratchpad for energy reduction (IEEEParis, France, 2002), pp. 409\u2013415."},{"key":"39_CR7","first-page":"179","volume-title":"Proc. International Symposium on Low Power Electronics and Design (ISLPED)","author":"SL Coumeri","year":"1998","unstructured":"SL Coumeri, DE Thomas, in Proc. International Symposium on Low Power Electronics and Design (ISLPED). Memory modeling for system synthesis (IEEEMontery, CA, USA, 1998), pp. 179\u2013184."},{"key":"39_CR8","volume-title":"Proc. SOC Conference","author":"S Srinivasan","year":"2005","unstructured":"S Srinivasan, F Angiolini, M Rugiero, L Benini, V Narayanan, in Proc. SOC Conference. Simultaneous memory and bus partitioning for SoC architectures (IEEEHerndon, VA, USA, 2005)."},{"issue":"4","key":"39_CR9","doi-asserted-by":"publisher","first-page":"1090","DOI":"10.1109\/TSP.2004.823506","volume":"52","author":"Q Zhuge","year":"2004","unstructured":"Q Zhuge, EH-M Sha, B Xiao, C Chantrapornchai, Efficient variable partitioning and scheduling for DSP processors with multiple memory modules. IEEE Trans. Signal Process. (SP). 52(4), 1090\u20131099 (2004).","journal-title":"IEEE Trans. Signal Process. (SP)"},{"issue":"7","key":"39_CR10","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/TC.2010.43","volume":"59","author":"M Loghi","year":"2010","unstructured":"M Loghi, O Golubeva, E Macii, M Poncino, Architectural leakage power minimization of scratchpad memories by application-driven subbanking. IEEE Trans. Comput.59(7), 891\u2013904 (2010).","journal-title":"IEEE Trans. Comput."},{"issue":"14","key":"39_CR11","doi-asserted-by":"publisher","first-page":"3509","DOI":"10.1109\/TSP.2013.2261295","volume":"61","author":"T Liu","year":"2013","unstructured":"T Liu, Y Zhao, CJ Xue, M Li, Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory. IEEE Trans. Signal Process.61(14), 3509\u20133520 (2013).","journal-title":"IEEE Trans. Signal Process."},{"key":"39_CR12","volume-title":"Proc. IFIP TC 10 Int\u2019l Embedded Systems Symposium (IESS)","author":"L Steinfeld","year":"2013","unstructured":"L Steinfeld, M Ritt, F Silveira, L Carro, in Proc. IFIP TC 10 Int\u2019l Embedded Systems Symposium (IESS). Low power processors require effective memory partitioning (SpringerPaderborn, Germany, 2013)."},{"issue":"11","key":"39_CR13","doi-asserted-by":"publisher","first-page":"1660","DOI":"10.1109\/TCAD.2005.852299","volume":"24","author":"F Angiolini","year":"2005","unstructured":"F Angiolini, L Benini, A Caprara, An efficient profile-based algorithm for scratchpad memory partitioning. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD). 24(11), 1660\u20131676 (2005).","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD)"},{"key":"39_CR14","volume-title":"Proc. Embedded Software and Systems (ICESS)","author":"H Takase","year":"2008","unstructured":"H Takase, H Tomiyama, G Zeng, H Takada, in Proc. Embedded Software and Systems (ICESS). Energy efficiency of scratch-pad memory at 65 nm and below: an empirical study (IEEESichuan, 2008)."},{"key":"39_CR15","volume-title":"Proc. Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"A Kannan","year":"2009","unstructured":"A Kannan, A Shrivastava, A Pabalkar, J-E Lee, in Proc. Asia and South Pacific Design Automation Conference (ASP-DAC). A software solution for dynamic stack management on scratch pad memory (IEEEYokohama, 2009)."},{"key":"39_CR16","doi-asserted-by":"crossref","unstructured":"CJ Seung, A Shrivastava, K Bai, Dynamic code mapping for limited local memory systems. Proc. IEEE Int\u2019l Conf. on Application-specific Systems Architectures and Processors (ASAP) (2010).","DOI":"10.1109\/ASAP.2010.5540773"},{"key":"39_CR17","doi-asserted-by":"publisher","first-page":"1719","DOI":"10.1109\/TCAD.2009.2030592","volume":"28","author":"A Shrivastava","year":"2009","unstructured":"A Shrivastava, A Kannan, J Lee, A Software-Only Solution to Use Scratch Pads for Stack Data. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD). 28:, 1719\u20131727 (2009).","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD)"},{"key":"39_CR18","volume-title":"Proc. Embedded and Real-Time Computing Systems and Applications (RTCSA)","author":"F Balasa","year":"2013","unstructured":"F Balasa, CV Gingu, II Luican, H Zhu, in Proc. Embedded and Real-Time Computing Systems and Applications (RTCSA). Design space exploration for low-power memory systems in embedded signal processing applications (IEEETaipei, 2013)."},{"key":"39_CR19","volume-title":"Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)","author":"F Sampaio","year":"2014","unstructured":"F Sampaio, M Shafique, B Zatt, S Bampi, J Henkel, in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding (IEEEDresden, Germany, 2014)."},{"key":"39_CR20","doi-asserted-by":"publisher","unstructured":"B Zatt, M Shafique, S Bampi, J Henkel, A low power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding. Proc. IEEE\/ACM Int\u2019l Conference on Computer-Aided Design (ICCAD) (2011).","DOI":"10.1109\/ICCAD.2011.6105303"},{"key":"39_CR21","unstructured":"STMicroelectronics, M48Z35 256 Kbit (32 Kbit x 8) SRAM Datasheet, 2011. http:\/\/www.st.com\/web\/en\/resource\/technical\/document\/datasheet\/CD00000550.pdf . Last visited on 01\/11\/2016."},{"key":"39_CR22","unstructured":"EEMBC, EEMBC Multibench 1.0 Multicore Benchmark Software. http:\/\/www.eembc.org\/benchmark\/multi_sl.php . Last visited on 01\/11\/2016."},{"key":"39_CR23","unstructured":"SOCLIB Consortium, Projet SOCLIB: Plate-forme de mod\u00e9lisation et de simulation de syst\u00e8mes integr\u00e9s sur puce (SOCLIB project: An integrated system-on-chip modelling and simulation platform) Technical report, CNRS, 2003. http:\/\/www.soclib.fr\/ ."},{"key":"39_CR24","unstructured":"N Muralimanohar, R Balasubramonian, NP Jouppi, CACTI 6.0: A Tool to Model Large Caches. HP Laboratories, HPL-2009-85 (2009). http:\/\/www.hpl.hp.com\/techreports\/2009\/HPL-2009-85.pdf ."},{"key":"39_CR25","unstructured":"NanGate Inc, NanGate FreePDK45 Open Cell Library. http:\/\/www.nangate.com\/?page_id=2325 . Last visited on 01\/11\/2016."}],"container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0039-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13639-016-0039-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0039-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0039-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T09:02:24Z","timestamp":1568192544000},"score":1,"resource":{"primary":{"URL":"https:\/\/jes-eurasipjournals.springeropen.com\/articles\/10.1186\/s13639-016-0039-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,7]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["39"],"URL":"https:\/\/doi.org\/10.1186\/s13639-016-0039-5","relation":{},"ISSN":["1687-3963"],"issn-type":[{"value":"1687-3963","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7,7]]},"article-number":"2"}}