{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,5]],"date-time":"2025-06-05T04:01:47Z","timestamp":1749096107770,"version":"3.41.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,7,25]],"date-time":"2016-07-25T00:00:00Z","timestamp":1469404800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Embedded Systems"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1186\/s13639-016-0043-9","type":"journal-article","created":{"date-parts":[[2016,7,25]],"date-time":"2016-07-25T13:57:56Z","timestamp":1469455076000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Energy-aware memory management for embedded multidimensional signal processing applications"],"prefix":"10.1186","volume":"2017","author":[{"given":"Florin","family":"Balasa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noha","family":"Abuaesh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristian V.","family":"Gingu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilie I.","family":"Luican","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwei","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,7,25]]},"reference":[{"key":"43_CR1","unstructured":"F Catthoor, K Danckaert, C Kulkarni, E Brockmeyer, PG Kjeldsberg, TV Achteren, T Omnes, Data Access and Storage Management for Embedded Programmable Processors (Springer, 2010)."},{"key":"43_CR2","doi-asserted-by":"publisher","unstructured":"PR Panda, N Dutt, A Nicolau, F Catthoor, A Vandecapelle, E Brockmeyer, C Kulkarni, E De Greef, Data memory organization and optimizations in application-specific systems. IEEE Design & Test of Computers, 56\u201368 (2001).","DOI":"10.1109\/54.922803"},{"key":"43_CR3","unstructured":"M Verma, P Marwedel, Advanced Memory Optimization Techniques for Low-Power Embedded Processors (Springer, 2007)."},{"key":"43_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5808-5","volume-title":"Memory Design Techniques for Low Energy Embedded Systems","author":"A Macii","year":"2002","unstructured":"A Macii, L Benini, M Poncino, Memory Design Techniques for Low Energy Embedded Systems (Kluwer Academic Publ., Boston, 2002)."},{"issue":"2","key":"43_CR5","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/92.994985","volume":"10","author":"L Benini","year":"2002","unstructured":"L Benini, L Macchiarulo, A Macii, M Poncino, Layout-driven memory synthesis for embedded Systems-on-Chip. IEEE Trans. VLSI Syst.10(2), 96\u2013105 (2002).","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"11","key":"43_CR6","doi-asserted-by":"publisher","first-page":"1660","DOI":"10.1109\/TCAD.2005.852299","volume":"24","author":"F Angiolini","year":"2005","unstructured":"F Angiolini, L Benini, A Caprara, An efficient profile-based algorithm for scratchpad memory partitioning. IEEE Trans. Computer-Aided Design IC\u2019s Syst.24(11), 1660\u20131676 (2005).","journal-title":"IEEE Trans. Computer-Aided Design IC\u2019s Syst."},{"issue":"3","key":"43_CR7","doi-asserted-by":"publisher","first-page":"682","DOI":"10.1145\/348019.348570","volume":"5","author":"PR Panda","year":"2000","unstructured":"PR Panda, N Dutt, A Nicolau, On-chip vs.off-chip memory: the data partitioning problem in embedded processor-based systems. ACM Trans. Design Automation Electronic Syst.5(3), 682\u2013704 (2000).","journal-title":"ACM Trans. Design Automation Electronic Syst."},{"key":"43_CR8","doi-asserted-by":"crossref","unstructured":"M Kandemir, G Chen, F Li, in Proc. Asia-South Pacific Design Aut. Conf. Maximizing data reuse for minimizing space requirements and executive cycles (Yokohama, Japan, 2006), pp. 808\u2013813.","DOI":"10.1145\/1118299.1118484"},{"key":"43_CR9","doi-asserted-by":"crossref","unstructured":"E Brockmeyer, M Miranda, H Corporaal, F Catthoor, in Proc. 6th ACM\/IEEE Design and Test in Europe Conf. Layer assignment techniques for low energy in multi-layered memory organisations (Munich, Germany, 2003), pp. 1070\u20131075.","DOI":"10.1109\/DATE.2003.1253746"},{"key":"43_CR10","doi-asserted-by":"crossref","unstructured":"E De Greef, F Catthoor, H De Man, in Parallel Computing, 23. Memory size reduction through storage order optimization for embedded parallel multimedia applications\u201d, special issue on Parallel Processing and Multimedia\u201d (ed. A. Krikelis) (Elsevier, 1997), pp. 1811\u20131837.","DOI":"10.1016\/S0167-8191(97)00089-6"},{"key":"43_CR11","doi-asserted-by":"crossref","unstructured":"R Tron\u00e7on, M Bruynooghe, G Janssens, F Catthoor, Storage size reduction by in-place mapping of arrays. Verification, Model Checking and Abstract Interpretation, 167\u2013181 (2002).","DOI":"10.1007\/3-540-47813-2_12"},{"issue":"4","key":"43_CR12","first-page":"54","volume":"9","author":"S Verdoolaege","year":"2013","unstructured":"S Verdoolaege, JC Juega, A Cohen, JI Gomez, C Tenllado, F Catthoor, Polyhedral Parallel Code Generation for CUDA. ACM Trans. Arch. Code Optimization. 9(4), 54\u201377 (2013).","journal-title":"ACM Trans. Arch. Code Optimization"},{"key":"43_CR13","doi-asserted-by":"publisher","first-page":"1242","DOI":"10.1109\/TC.2005.167","volume":"54","author":"A Darte","year":"2005","unstructured":"A Darte, R Schreiber, G Villard, Lattice-based memory allocation. IEEE Trans. Comput. 54:, 1242\u20131257 (2005).","journal-title":"IEEE Trans. Comput"},{"key":"43_CR14","doi-asserted-by":"crossref","unstructured":"W Shiue, C Chakrabarti, in Proc. 36th ACM\/IEEE Design Aut. Conf. Memory exploration for low power embedded systems (New Orleans, 1999), pp. 140\u2013145.","DOI":"10.1145\/309847.309902"},{"key":"43_CR15","doi-asserted-by":"crossref","unstructured":"O Golubeva, M Loghi, M Poncino, E Macii, in Proc. ACM\/IEEE Design Automation and Test in Europe. Architectural leakage-aware management of partitioned scratchpad memories (Nice, France, 2007), pp. 1665\u20131670.","DOI":"10.1109\/DATE.2007.364541"},{"issue":"7","key":"43_CR16","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/TC.2010.43","volume":"59","author":"M Loghi","year":"2010","unstructured":"M Loghi, O Golubeva, E Macii, M Poncino, Architectural leakage power minimization of scratchpad memories by application-driven subbanking. IEEE Trans. Comput.59(7), 891\u2013904 (2010).","journal-title":"IEEE Trans. Comput."},{"key":"43_CR17","unstructured":"W Kelly, V Maslov, W Pugh, E Rosser, T Shpeisman, D Wonnacott, The Omega Library interface guide (1995). Technical Report CS-TR-3445, Univ. of Maryland, College Park."},{"issue":"12","key":"43_CR18","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/193209.193217","volume":"29","author":"R Wilson","year":"1994","unstructured":"R Wilson, R French, C Wilson, S Amarasinghe, J Anderson, S Tjiang, S-W Liao, C-W Tseng, M Hall, M Lam, J Hennessy, SUIF: An infrastructure for research on parallelizing and optimizing compilers. ACM SIGPLAN Notices. 29(12), 31\u201337 (1994).","journal-title":"ACM SIGPLAN Notices"},{"issue":"1","key":"43_CR19","doi-asserted-by":"publisher","first-page":"286","DOI":"10.1109\/TSP.2005.855086","volume":"54","author":"J Ramanujam","year":"2006","unstructured":"J Ramanujam, J Hong, M Kandemir, A Narayan, A Agarwal, Estimating and reducing the memory requirements of signal processing codes for embedded systems. IEEE Trans. Signal Process.54(1), 286\u2013294 (2006).","journal-title":"IEEE Trans. Signal Process."},{"key":"43_CR20","doi-asserted-by":"publisher","unstructured":"V De La Luz, I Kadayif, M Kandemir, U Sezer, Access pattern restructuring for memory energy. IEEE Trans. Parallel Distributed Syst. 15(4) (2004).","DOI":"10.1109\/TPDS.2004.1271179"},{"key":"43_CR21","unstructured":"R Allen, K Kennedy, Optimizing Compilers for Modern Architectures: A Dependence-Based Approach (Morgan Kaufmann Publ., 2001)."},{"issue":"4","key":"43_CR22","doi-asserted-by":"publisher","first-page":"447","DOI":"10.1109\/TVLSI.2007.895246","volume":"14","author":"F Balasa","year":"2007","unstructured":"F Balasa, H Zhu, II Luican Computation of storage requirements for multi-dimensional signal processing applications. IEEE Trans. VLSI Syst.14(4), 447\u2013460 (2007).","journal-title":"IEEE Trans. VLSI Syst."},{"key":"43_CR23","doi-asserted-by":"crossref","unstructured":"Q Hu, A Vandecapelle, M Palkovic, PG Kjeldsberg, E Brockmeyer, F Catthoor, in Proc. Asia-South Pacific Design Autom. Conf. Hierarchical memory size estimation for loop fusion and loop shifting in data-dominated applications (Yokohama, Japan, 2006), pp. 606\u2013611.","DOI":"10.1145\/1118299.1118442"},{"issue":"3","key":"43_CR24","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1007\/s11265-008-0165-y","volume":"53","author":"G Talavera","year":"2008","unstructured":"G Talavera, M Jayapala, J Carrabina, F Catthoor, Address generation optimization for embedded high-performance processors: A survey. J. Signal Process. Syst., Springer. 53(3), 271\u2013284 (2008).","journal-title":"J. Signal Process. Syst., Springer"},{"key":"43_CR25","doi-asserted-by":"crossref","unstructured":"L Thiele, in State-of-the-art in Computer Science, ed. by P Dewilde. Compiler techniques for massive parallel architectures (Kluwer Acad. Publ., 1992).","DOI":"10.1007\/978-1-4615-3506-5_4"},{"key":"43_CR26","volume-title":"Theory of Linear and Integer Programming","author":"A Schrijver","year":"1986","unstructured":"A Schrijver, Theory of Linear and Integer Programming (John Wiley, New York, 1986)."},{"key":"43_CR27","doi-asserted-by":"crossref","unstructured":"PH Clauss, in Proc. European Conf. on Parallel Processing. Handling memory cache policy with integer point counting (Passau, Germany, 1997), pp. 285\u2013293.","DOI":"10.1007\/BFb0002746"},{"key":"43_CR28","unstructured":"CACTI 6.5. [Online]. Available: http:\/\/www.cs.utah.edu\/~rajeev\/cacti6\/ ."},{"key":"43_CR29","doi-asserted-by":"crossref","unstructured":"S Verdoolaege, K Beyls, M Bruynooghe, F Catthoor, in Compiler Construction: 14th Int. Conf, 3443, ed. by R Bodik. Experiences with enumeration of integer projections of parametric polytopes (Springer, 2005), pp. 91\u2013105.","DOI":"10.1007\/978-3-540-31985-6_7"},{"key":"43_CR30","doi-asserted-by":"crossref","unstructured":"A Helal, F Balasa, in Proc. 20th IEEE Int. Conf. on Control Systems and Computer Science. Multithreaded signal-to-memory mapping algorithm for embedded multidimensional signal processing (Bucharest, Romania, 2015), pp. 255\u2013260.","DOI":"10.1109\/CSCS.2015.22"},{"key":"43_CR31","unstructured":"[Online]. Available: www.latticesemi.com ."},{"key":"43_CR32","unstructured":"K Flautner, N Kim, S Martin, D Blaauw, T Mudge, in Proc. Symp. Computer Architecture. Drowsy caches: simple techniques for reducing leakage power, (2002), pp. 148\u2013157."},{"key":"43_CR33","unstructured":"M De Berg, O Cheong, M van Krefeld, M Overmars, Computational Geometry: Algorithms and Applications (Springer, 2010)."},{"issue":"4","key":"43_CR34","doi-asserted-by":"publisher","first-page":"1015","DOI":"10.1137\/0613061","volume":"13","author":"M Moonen","year":"1992","unstructured":"M Moonen, PV Dooren, J Vandewalle, An SVD updating algorithm for subspace tracking. SIAM J. Matrix Anal. Appl.13(4), 1015\u20131038 (1992).","journal-title":"SIAM J. Matrix Anal. Appl."}],"container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0043-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13639-016-0043-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0043-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0043-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T04:22:29Z","timestamp":1749010949000},"score":1,"resource":{"primary":{"URL":"https:\/\/jes-eurasipjournals.springeropen.com\/articles\/10.1186\/s13639-016-0043-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,25]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["43"],"URL":"https:\/\/doi.org\/10.1186\/s13639-016-0043-9","relation":{},"ISSN":["1687-3963"],"issn-type":[{"type":"electronic","value":"1687-3963"}],"subject":[],"published":{"date-parts":[[2016,7,25]]},"article-number":"6"}}