{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T11:33:58Z","timestamp":1761824038921},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,7,27]],"date-time":"2018-07-27T00:00:00Z","timestamp":1532649600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Embedded Systems"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1186\/s13639-018-0086-1","type":"journal-article","created":{"date-parts":[[2018,7,27]],"date-time":"2018-07-27T13:17:26Z","timestamp":1532697446000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon age"],"prefix":"10.1186","volume":"2018","author":[{"given":"Arghavan","family":"Asad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aniseh","family":"Dorostkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,7,27]]},"reference":[{"key":"86_CR1","doi-asserted-by":"crossref","unstructured":"Kao, J, Narendra, S, Chandrakasan, A (2002). Subthreshold leakage modeling and reduction techniques. In IEEE\/ACM Int. Conf. Comput.-aided design (ICCAD) (pp. 141\u2013148).","DOI":"10.1145\/774572.774593"},{"issue":"12","key":"86_CR2","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MC.2003.1250885","volume":"36","author":"NS Kim","year":"2003","unstructured":"Kim, NS, et al. (2003). Leakage current: Moore\u2019s law meets static power. Computer, 36(12), 68\u201375.","journal-title":"Computer"},{"issue":"5","key":"86_CR3","doi-asserted-by":"publisher","first-page":"902","DOI":"10.1109\/TVLSI.2011.2116814","volume":"20","author":"W Wang","year":"2012","unstructured":"Wang, W, & Mishra, P. (2012). System-wide leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems. IEEE Trans. Very Large Scale Integr. VLSI Syst., 20(5), 902\u2013910.","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"86_CR4","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh, H, Blem, E, St. Amant, R, Sankaralingam, K, Burger, D (2011). Dark silicon and the end of multicore scaling. In Proc. Int. Symp. Comput. Archit. (pp. 365\u2013376).","DOI":"10.1145\/2000064.2000108"},{"key":"86_CR5","doi-asserted-by":"crossref","unstructured":"Henkel, J, Khdr, H, Pagani, S, & Shafique, M (2015). New trends in dark silicon. In Proc. Design Automation Conf. (DAC), (pp. 1\u20136).","DOI":"10.1145\/2744769.2747938"},{"issue":"2","key":"86_CR6","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/2408776.2408796","volume":"56","author":"P Bose","year":"2013","unstructured":"Bose, P. (2013). Is dark silicon real?: technical perspective. Commun. ACM, 56(2), 92.","journal-title":"Commun. ACM"},{"key":"86_CR7","doi-asserted-by":"crossref","unstructured":"Taylor, MB (2012). Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse. In Proc. Design Autom. Conf. (DAC), (pp. 1131\u20131136).","DOI":"10.1145\/2228360.2228567"},{"key":"86_CR8","volume-title":"SEMATECH\/ISMI symposium","author":"R Jammy","year":"2009","unstructured":"Jammy, R (2009). Materials, process and integration options for emerging technologies. In  SEMATECH\/ISMI symposium."},{"key":"86_CR9","doi-asserted-by":"crossref","unstructured":"Woo, DH, Seong, NH, Lewis, DL, Lee, H-HS (2010). An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In Int. Symp. High Perf. Comput. Arch. (HPCA), (pp. 1\u201312).","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"86_CR10","doi-asserted-by":"crossref","unstructured":"Loh, GH (2008). 3D-Stacked Memory Architectures for Multi-core Processors. In Int. Symp. .Comput. Arch. (ISCA), (pp. 453\u2013464).","DOI":"10.1109\/ISCA.2008.15"},{"key":"86_CR11","doi-asserted-by":"crossref","unstructured":"Kultursay, E, Kandemir, M, Sivasubramaniam, A, Mutlu, O (2013). Evaluating STT-RAM as an energy-efficient main memory alternative. In Int. Symp. Performance Analysis of Systems and Software (ISPASS), (pp. 256\u2013267).","DOI":"10.1109\/ISPASS.2013.6557176"},{"issue":"1","key":"86_CR12","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1109\/MM.2010.24","volume":"30","author":"BC Lee","year":"2010","unstructured":"Lee, BC, et al. (2010). Phase-change technology and the future of main memory. IEEE Micro, 30(1), 143\u2013143.","journal-title":"IEEE Micro"},{"key":"86_CR13","doi-asserted-by":"crossref","unstructured":"Diao, Z, et al. (2007). Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condens. Matter, 19(16), 165\u2013209.","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"86_CR14","unstructured":"Turakhia, Y, Raghunathan, B, Garg, S, Marculescu, D (2013). HaDeS: architectural synthesis for heterogeneous dark silicon chip multi-processors. In Design Autom. Conf. (DAC), (p. 1)."},{"key":"86_CR15","doi-asserted-by":"crossref","unstructured":"Raghunathan, B, Turakhia, Y, Garg, S, Marculescu, D (2013). Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors. In Design, Autom. Test in Europe Conf. & Exhibition (DATE), (pp. 39\u201344).","DOI":"10.7873\/DATE.2013.023"},{"key":"86_CR16","doi-asserted-by":"crossref","unstructured":"Venkatesh, G, Sampson, J, Goulding-Hotta, N, Venkata, SK, Taylor, MB, Swanson, S (2011). QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores. In Proc. Int. Symp. Microarchitecture, (p. 163).","DOI":"10.1145\/2155620.2155640"},{"key":"86_CR17","doi-asserted-by":"crossref","unstructured":"Li, S, Ahn, JH, Strong, RD, Brockman, JB, Tullsen, DM, Jouppi, NP (2009). McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proc. Int. Sym. Microarchitecture, (pp. 469\u2013480).","DOI":"10.1145\/1669112.1669172"},{"issue":"2","key":"86_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N, et al. (2011). The gem5 simulator. ACM SIGARCH Comput. Archit. News, 39(2), 1.","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"2","key":"86_CR19","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/LCA.2015.2402435","volume":"14","author":"M Poremba","year":"2015","unstructured":"Poremba, M, Zhang, T, Xie, Y. (2015). NVMain 2.0: a user-friendly memory simulator to model (non-)volatile memory systems. IEEE Comput. Archit. Lett., 14(2), 140\u2013143.","journal-title":"IEEE Comput. Archit. Lett."},{"key":"86_CR20","unstructured":"Chang M-T, Rosenfeld, P, Lu S-L, Jacob, B (2013). Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. In Int. Symp. High Perfor. Comput. Archit. (HPCA), (pp. 143\u2013154)."},{"key":"86_CR21","unstructured":"Chen, Y-T, et al. (2012). Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design. In Design, Autom.n Test in Europe Conf. Exhib. (DATE), (pp. 45\u201350)."},{"key":"86_CR22","doi-asserted-by":"crossref","unstructured":"Dong, X, Xu, C, Jouppi, N, Xie, Y (2014). NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Non-volatile Memory. In Y. Xie (Ed.), Emerging Memory Technologies, (pp. 15\u201350).","DOI":"10.1007\/978-1-4419-9551-3_2"},{"key":"86_CR23","unstructured":"Muralimanohar, N, Balasubramonian, R, Jouppi, NP. (2009). CACTI 6.0: a tool to model large caches. HP Lab., 22\u201331."},{"key":"86_CR24","unstructured":"Wonyoung Kim, Gupta, M-S, Wei, G-Y, Brooks, D (2008). System level analysis of fast, per-core DVFS using on-chip switching regulators. In Int. Symp. High Perfor. Comput. Archit. (HPCA), (pp. 123\u2013134)."},{"issue":"3","key":"86_CR25","doi-asserted-by":"publisher","first-page":"314","DOI":"10.1145\/1555815.1555794","volume":"37","author":"Y Wang","year":"2009","unstructured":"Wang, Y, Ma, K, Wang, X. (2009). Temperature-constrained power control for chip multiprocessors with online model estimation. ACM SIGARCH Comput. Archit. News, 37(3), 314.","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"86_CR26","doi-asserted-by":"crossref","unstructured":"Heo, S, Barr, K, Asanovi\u0107, K (2003). Reducing power density through activity migration. In Int. Symp. Low Power Electronics Design, (p. 217).","DOI":"10.1145\/871506.871561"},{"issue":"10","key":"86_CR27","doi-asserted-by":"publisher","first-page":"1884","DOI":"10.1109\/TVLSI.2010.2058873","volume":"19","author":"T Chantem","year":"2011","unstructured":"Chantem, T, Hu, XS, Dick, RP. (2011). Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs. IEEE Trans. Very Large Scale Integr. VLSI Syst., 19(10), 1884\u20131897.","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"86_CR28","doi-asserted-by":"crossref","unstructured":"Ebi, T, Al Faruque, MA, Henkel, J (2009). TAPE: thermal-aware agent-based power economy for multi\/many-core architectures. In IEEE\/ACM Int. Conf. Comput.-Aided Design-Digest of Technical Papers, (p. 302).","DOI":"10.1145\/1687399.1687457"},{"key":"86_CR29","doi-asserted-by":"crossref","unstructured":"Ebi, T, Kramer, D, Karl, W, Henkel, J (2011). Economic learning for thermal-aware power budgeting in many-core architectures. In Proc. Int. Conf. Hardware\/Software Codesign and Syst. Synthesis (CODES+ISSS), (p. 189).","DOI":"10.1145\/2039370.2039401"},{"issue":"6","key":"86_CR30","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MDT.2010.94","volume":"27","author":"MA Al Faruque","year":"2010","unstructured":"Al Faruque, MA, Jahn, J, Ebi, T, Henkel, J. (2010). Runtime thermal management using software agents for multi- and many-core architectures. IEEE Des. Test Comput., 27(6), 58\u201368.","journal-title":"IEEE Des. Test Comput."},{"key":"86_CR31","doi-asserted-by":"crossref","unstructured":"Dorostkar, A, Asad, A, Fathy, M, Mohammadi, F (2017). Optimal Placement of Heterogeneous Uncore Component in 3D Chip-Multiprocessors. In Euromicro Conf. Digital System Design (DSD), (pp. 547\u2013551).","DOI":"10.1109\/DSD.2017.22"},{"issue":"2","key":"86_CR32","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1145\/1531793.1531804","volume":"43","author":"D Shelepov","year":"2009","unstructured":"Shelepov, D, et al. (2009). HASS: a scheduler for heterogeneous multicore systems. ACM SIGOPS Oper. Syst. Rev, 43(2), 66.","journal-title":"ACM SIGOPS Oper. Syst. Rev"},{"key":"86_CR33","doi-asserted-by":"crossref","unstructured":"Asad, A, Ozturk, O, Fathy, M, & Jahed-Motlagh, MR. (2015). Exploiting Heterogeneity in Cache Hierarchy in Dark-Silicon 3D Chip Multi-processors. In Euromicro Conf. Digital Syst. Design (DSD) (pp. 314\u2013321).","DOI":"10.1109\/DSD.2015.42"},{"key":"86_CR34","doi-asserted-by":"crossref","unstructured":"Sharifi, A, Mishra, AK, Srikantaiah, S, Kandemir, M, Das, CR (2012). PEPON: performance-aware hierarchical power budgeting for NoC based multicores. In Proc. Int. Conf. Parallel archit. compilation techn. (p. 65).","DOI":"10.1145\/2370816.2370828"},{"issue":"1","key":"86_CR35","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/JSSC.2007.910967","volume":"43","author":"UG Nawathe","year":"2008","unstructured":"Nawathe, UG, Hassan, M, Yen, KC, Kumar, A, Ramachandran, A, Greenhill, D. (2008). Implementation of an 8-Core, 64-thread, power-efficient SPARC server on a chip. IEEE J. Solid State Circuits, 43(1), 6\u201320.","journal-title":"IEEE J. Solid State Circuits"},{"key":"86_CR36","unstructured":"Gebhart, M, Hestness, J, Fatehi, E, Gratz, P, & Kwcker, SW. (2009). \u201cRunning PARSEC 2.1 on M5\u201d. Univ. Te. Austin, Dep. Comput. Sci.e, Tech. Rep."},{"key":"86_CR37","unstructured":"Shimpi, AL, Klug, B. (2011, Oct.) Apple iphone 4s: Thoroughly reviewed. [Online]. Available: \n                    http:\/\/www.anandtech.com\/show\/4971\/apple-iphone-4s-review-att-verizon\/5\n                    \n                  ."},{"key":"86_CR38","unstructured":"\u201cStandard performance evaluation corporation\u201d [Online], Available: \n                    http:\/\/www.specbench.org\n                    \n                  ."},{"key":"86_CR39","unstructured":"Murali, S, Coenen, M, Radulescu, A, Goossens, K, De Micheli, G (2006). Mapping and configuration methods for multi-use-case networks on chips. In Proc. Asia South Pacific Design Autom. Conf. (ASP-DAC), (pp. 146\u2013151)."},{"issue":"1","key":"86_CR40","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1145\/980152.980157","volume":"1","author":"K Skadron","year":"2004","unstructured":"Skadron, K, Stan, MR, Sankaranarayanan, K, Huang, W, Velusamy, S, Tarjan, D. (2004). Temperature-aware microarchitecture: modeling and implementation. ACM Trans. Archit. Code Optim., 1(1), 94\u2013125.","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"86_CR41","doi-asserted-by":"crossref","unstructured":"Su, H, Liu, F, Devgan, A, Acar, E, Nassif, S (2003). Full chip leakage estimation considering power supply and temperature variations. In Proc. Int. Symp. Low power electronics design (ISLPED), (pp. 78\u201383).","DOI":"10.1145\/871506.871529"},{"key":"86_CR42","unstructured":"Hartstein, A, Srinivasan, V, Puzak, TR, Emma, PG (2006). Cache miss behavior: is it \u221a2? In Proc. Conf. Computing frontiers (CF), (pp. 313\u2013320)."},{"key":"86_CR43","doi-asserted-by":"crossref","unstructured":"Asad, A, Zonouz, AE, Seyrafi, M, Soryani, M, Fathy, M (2009). Modeling and Analyzing of Blocking Time Effects on Power Consumption in Network-on-Chips. In Int. Con. Reconfig. Computing  FPGAs (ReConFig), (pp. 290\u2013295).","DOI":"10.1109\/ReConFig.2009.48"},{"issue":"10\u201311","key":"86_CR44","doi-asserted-by":"publisher","first-page":"1379","DOI":"10.1016\/S0898-1221(02)00264-X","volume":"44","author":"Z Shen","year":"2002","unstructured":"Shen, Z. (2002). The calculation of average distance in mesh structures. Comput. Math. Appl., 44(10\u201311), 1379\u20131402.","journal-title":"Comput. Math. Appl."},{"key":"86_CR45","doi-asserted-by":"crossref","unstructured":"Zhan, J, Xie, Y, Sun, G (2014). NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era. In ACM\/EDAC\/IEEE Design Autom. Conf. (DAC), (pp. 1\u20136).","DOI":"10.1145\/2593069.2593165"},{"key":"86_CR46","doi-asserted-by":"crossref","unstructured":"Zhan, J, Ouyang, J, Ge, F, Zhao, J, Xie, Y (2015). DimNoC: a dim silicon approach towards power-efficient on-chip network. In ACM\/EDAC\/IEEE Design Autom. Conf. (DAC), (pp. 1\u20136).","DOI":"10.1145\/2744769.2744824"},{"key":"86_CR47","doi-asserted-by":"crossref","unstructured":"Sun, C, et al. (2012). DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling. In IEEE\/ACM Int. Symp. Net. on Chip (NoCS), (pp. 201\u2013210).","DOI":"10.1109\/NOCS.2012.31"},{"key":"86_CR48","unstructured":"Grant, M, Boyd, S, Ye, Y. CVX: Matlab software for disciplined convex programming. [online] Available: \n                    http:\/\/cvxr.com\/cvx\/\n                    \n                  ."},{"key":"86_CR49","doi-asserted-by":"crossref","unstructured":"Catania, V, Mineo, A, Monteleone, S, Palesi, M, Patti, D (2015). Noxim: An open, extensible and cycle-accurate network on chip simulator. In Int. Conf. Application-specific Syst., Archit. Processors (ASAP), (pp. 162\u2013163).","DOI":"10.1109\/ASAP.2015.7245728"},{"issue":"2","key":"86_CR50","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/LES.2015.2402197","volume":"7","author":"AB Kahng","year":"2015","unstructured":"Kahng, AB, Lin, B, Nath, S. (2015). ORION3.0: a comprehensive NoC router estimation tool. IEEE Embed. Syst. Lett., 7(2), 41\u201345.","journal-title":"IEEE Embed. Syst. Lett."},{"key":"86_CR51","doi-asserted-by":"crossref","unstructured":"Bienia, C, Kumar, S, Singh, JP, Li, K (2008). The PARSEC benchmark suite: characterization and architectural implications. In Int. Conf. Parallel Archit. Compilation Techn. (PACT), (p. 72).","DOI":"10.1145\/1454115.1454128"},{"key":"86_CR52","doi-asserted-by":"crossref","unstructured":"Ogras, UY, Marculescu, R (2007). Analytical Router Modeling for Networks-on-Chip Performance Analysis. In Design, Autom. Test  Euro. Conf. Exhib. (DATE), (pp. 1\u20136).","DOI":"10.1109\/DATE.2007.364440"},{"key":"86_CR53","doi-asserted-by":"crossref","unstructured":"Krishna, A, Samih, A, Solihin, Y. (2012). Data sharing in multi-threaded applications and its impact on chip design. In Int Symp Perfor. Analysis Sys. Software (ISPASS), (pp. 125\u2013134).","DOI":"10.1109\/ISPASS.2012.6189219"}],"container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-018-0086-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13639-018-0086-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-018-0086-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,26]],"date-time":"2019-07-26T23:06:50Z","timestamp":1564182410000},"score":1,"resource":{"primary":{"URL":"https:\/\/jes-eurasipjournals.springeropen.com\/articles\/10.1186\/s13639-018-0086-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,27]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["86"],"URL":"https:\/\/doi.org\/10.1186\/s13639-018-0086-1","relation":{},"ISSN":["1687-3963"],"issn-type":[{"value":"1687-3963","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,27]]},"assertion":[{"value":"23 August 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 July 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 July 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The authors declare that they have no competing interests.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}},{"value":"Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Publisher\u2019s Note"}}],"article-number":"3"}}