{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:40:52Z","timestamp":1740166852938,"version":"3.37.3"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,8,22]],"date-time":"2017-08-22T00:00:00Z","timestamp":1503360000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cloud Comp"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1186\/s13677-017-0089-9","type":"journal-article","created":{"date-parts":[[2017,8,22]],"date-time":"2017-08-22T08:30:42Z","timestamp":1503390642000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["IO and data management for infrastructure as a service FPGA accelerators"],"prefix":"10.1186","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5969-3791","authenticated-orcid":false,"given":"Theepan","family":"Moorthy","sequence":"first","affiliation":[]},{"given":"Sathish","family":"Gopalakrishnan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,8,22]]},"reference":[{"key":"89_CR1","doi-asserted-by":"crossref","unstructured":"Haidar A, Cao C, Yarkhan A, Luszczek P, Tomov S, Kabir K, Dongarra J (2014) Unified development for mixed multi-gpu and multi-coprocessor environments using a lightweight runtime environment In: Parallel and Distributed Processing Symposium, 2014 IEEE 28th International, 491\u2013500.","DOI":"10.1109\/IPDPS.2014.58"},{"key":"89_CR2","doi-asserted-by":"crossref","unstructured":"Liu C, Ng HC, So HKH (2015) Quickdough: A rapid fpga loop accelerator design framework using soft cgra overlay In: Field Programmable Technology (FPT), 2015 International Conference on, 56\u201363.","DOI":"10.1109\/FPT.2015.7393130"},{"key":"89_CR3","doi-asserted-by":"crossref","unstructured":"Byma S, Steffan JG, Bannazadeh H, Garcia AL, Chow P (2014) Fpgas in the cloud: Booting virtualized hardware accelerators with openstack In: Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual International Symposium on, 109\u2013116.","DOI":"10.1109\/FCCM.2014.42"},{"key":"89_CR4","doi-asserted-by":"crossref","unstructured":"Putnam A, Caulfield AM, Chung ES, Chiou D, Constantinides K, Demme J, Esmaeilzadeh H, Fowers J, Gopal GP, Gray J, Haselman M, Hauck S, Heil S, Hormati A, Kim JY, Lanka S, Larus J, Peterson E, Pope S, Smith A, Thong J, Xiao PY, Burger D (2014) A reconfigurable fabric for accelerating large-scale datacenter services In: 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), 13\u201324.","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"89_CR5","doi-asserted-by":"crossref","unstructured":"Lin Z, Chow P (2013) Zcluster: A zynq-based hadoop cluster In: Field-Programmable Technology (FPT), 2013 International Conference on, 450\u2013453.","DOI":"10.1109\/FPT.2013.6718411"},{"key":"89_CR6","unstructured":"Norm Jouppi, Distinguished Hardware Engineer, Google, Google supercharges machine learning tasks with TPU Custom Chip. [Online]. Available: https:\/\/cloudplatform.googleblog.com\/2016\/05\/Google-supercharges-machine-learning-tasks-with-custom-chip.html Jouppi, Distinguished Hardware Engineer, Google, Google supercharges machine learning tasks with TPU Custom Chip. [Online]. Available: https:\/\/cloudplatform.googleblog.com\/2016\/05\/Google-supercharges-machine-learning-tasks-with-custom-chip.html ."},{"issue":"4","key":"89_CR7","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong J, Liu B, Neuendorffer S, Noguera J, Vissers K, Zhang Z (2011) High-level synthesis for fpgas: From prototyping to deployment. IEEE Trans Comput. Aided Des Integr Circ Syst 30(4): 473\u2013491.","journal-title":"IEEE Trans Comput. Aided Des Integr Circ Syst"},{"key":"89_CR8","doi-asserted-by":"crossref","unstructured":"Ma S, Andrews D, Gao S, Cummins J (2016) Breeze computing: A just in time (jit) approach for virtualizing fpgas in the cloud In: 2016 International Conference on, ReConFigurable Computing and FPGAs (ReConFig), 1\u20136.","DOI":"10.1109\/ReConFig.2016.7857159"},{"key":"89_CR9","unstructured":"Chen F, Lin Y (2015) FPGA accelerator virtualization in OpenPOWER cloud In: OpenPower Summit."},{"key":"89_CR10","doi-asserted-by":"crossref","first-page":"4152","DOI":"10.1109\/TSP.2016.2566608","volume":"99","author":"M Milford","year":"2016","unstructured":"Milford M, Mcallister J (2016) Constructive synthesis of memory-intensive accelerators for fpga from nested loop kernels. IEEE Trans Signal Process99: 4152\u20134165.","journal-title":"IEEE Trans Signal Process"},{"key":"89_CR11","doi-asserted-by":"crossref","unstructured":"Munshi A (2009) The OpenCL Specification. Khronos OpenCL Working Group.","DOI":"10.1109\/HOTCHIPS.2009.7478342"},{"key":"89_CR12","unstructured":"AlteraALTERA SDK FOR OPENCL. [Online]. Available: https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html ."},{"key":"89_CR13","doi-asserted-by":"crossref","unstructured":"Morris GW, Thomas DB, Luk W (2009) Fpga accelerated low-latency market data feed processing In: 2009 17th IEEE Symposium on, High Performance Interconnects, 83\u201389.","DOI":"10.1109\/HOTI.2009.17"},{"issue":"1","key":"89_CR14","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/MDAT.2013.2284191","volume":"31","author":"G Chrysos","year":"2014","unstructured":"Chrysos G, Sotiriades E, Rousopoulos C, Pramataris K, Papaefstathiou I, Dollas A, Papadopoulos A, Kirmitzoglou I, Promponas VJ, Theocharides T, Petihakis G, Lagnel J (2014) Reconfiguring the bioinformatics computational spectrum: Challenges and opportunities of fpga-based bioinformatics acceleration platforms. IEEE Design Test 31(1): 62\u201373.","journal-title":"IEEE Design Test"},{"key":"89_CR15","doi-asserted-by":"crossref","unstructured":"Lockwood JW, Monga M (2015) Implementing ultra low latency data center services with programmable logic In: 2015 IEEE 23rd Annual, Symposium on High-Performance Interconnects, 68\u201377.","DOI":"10.1109\/HOTI.2015.20"},{"key":"89_CR16","doi-asserted-by":"crossref","unstructured":"Erdmann C, Lowney D, Lynam A, Keady A, McGrath J, Cullen E, Breathnach D, Keane D, Lynch P, Torre MDL, Torre RDL, Lim P, Collins A, Farley B, Madden L (2014) 6.3 a heterogeneous 3d-ic consisting of two 28nm fpga die and 32 reconfigurable high-performance data converters In: 2014 IEEE International Solid-State, Circuits Conference Digest of Technical Papers (ISSCC), 120\u2013121.","DOI":"10.1109\/ISSCC.2014.6757364"},{"issue":"3","key":"89_CR17","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1093\/bioinformatics\/14.3.290","volume":"14","author":"B Morgenstern","year":"1998","unstructured":"Morgenstern B, Frech K, Dress A, Werner T (1998) DIALIGN: Finding Local Similarities by Multiple Sequence Alignment. Bioinformatics 14(3): 290\u2013294.","journal-title":"Bioinformatics"},{"issue":"6","key":"89_CR18","doi-asserted-by":"crossref","first-page":"808","DOI":"10.1109\/TC.2010.42","volume":"59","author":"M Correa Jan","year":"2010","unstructured":"Boukerche A, Correa Jan M, Cristina A, de Melo MA, Ricardo Jacobi P (2010) A Hardware Accelerator for the Fast Retrieval of DIALIGN Bilogical Sequence Alignments in Linear Space. IEEE Trans Comput 59(6): 808\u2013821.","journal-title":"IEEE Trans Comput"},{"key":"89_CR19","unstructured":"XilinxXilinx University Program XUPV5-LX110T Development System. [Online]. Available: http:\/\/www.xilinx.com\/univ\/xupv5-lx110t.htm ."},{"key":"89_CR20","doi-asserted-by":"crossref","unstructured":"Moorthy T, Gopalakrishnan S (2014) Gigabyte-scale alignment acceleration of biological sequences via ethernet streaming In: Field-Programmable Technology (FPT), 2014 International Conference on, 227\u2013230.","DOI":"10.1109\/FPT.2014.7082781"},{"key":"89_CR21","doi-asserted-by":"crossref","unstructured":"Woods L, Eguro K (2012) Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs. IEEE 20th Int. Symp Field-Programmable Cust. Comput. Mach: 220\u2013223.","DOI":"10.1109\/FCCM.2012.45"},{"key":"89_CR22","unstructured":"XilinxMicroBlaze Soft-Processor IP Protocol Specification. [Online]. Available: http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx11\/mb_ref_guide.pdf ."},{"key":"89_CR23","doi-asserted-by":"crossref","unstructured":"Eguro K (2010) SIRC: An Extensible Reconfigurable Computing Communication API. 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines: 135\u2013138.","DOI":"10.1109\/FCCM.2010.29"},{"key":"89_CR24","doi-asserted-by":"crossref","unstructured":"Mendon AA, Huang B, Sass R (2012) A high performance, open source SATA2 core. Field Programmable Logic Appl. (FPL), 2012 22nd Int. Conf. 421\u2013428.","DOI":"10.1109\/FPL.2012.6339139"},{"key":"89_CR25","unstructured":"ARMAMBA AXI Protocol Specification. [Online]. Available: http:\/\/www.arm.com\/products\/system-ip\/amba-specifications.php ."},{"key":"89_CR26","unstructured":"XilinxFast Simplex Link IP Protocol Specification. [Online]. Available: http:\/\/www.xilinx.com\/products\/intellectual-property\/fsl.html ."},{"key":"89_CR27","unstructured":"Multi-Port Memory Controller IP Protocol Specification. [Online]. Available: http:\/\/www.xilinx.com\/products\/intellectual-property\/mpmc.html ."},{"key":"89_CR28","unstructured":"Processor Local Bus IP Protocol Specification. [Online]. Available: http:\/\/www.xilinx.com\/products\/intellectual-property\/plb_v46.html ."},{"key":"89_CR29","doi-asserted-by":"crossref","unstructured":"Summers J, Brecht T, Eager D, Gutarin A (2016) Characterizing the workload of a netflix streaming video server In: 2016 IEEE International Symposium on, Workload Characterization (IISWC), 1\u201312.","DOI":"10.1109\/IISWC.2016.7581265"},{"issue":"1","key":"89_CR30","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/L-CA.2012.10","volume":"12","author":"C Delimitrou","year":"2013","unstructured":"Delimitrou C, Kozyrakis C (2013) The netflix challenge: Datacenter edition. IEEE Comput. Archit. Letters 12(1): 29\u201332.","journal-title":"IEEE Comput. Archit. Letters"},{"key":"89_CR31","doi-asserted-by":"crossref","unstructured":"Aaron A, Li Z, Manohara M, Lin JY, Wu ECH, Kuo CCJ (2015) Challenges in cloud based ingest and encoding for high quality streaming media In: Image Processing (ICIP) 2015 IEEE International Conference on, 1732\u20131736.","DOI":"10.1109\/ICIP.2015.7351097"},{"issue":"7","key":"89_CR32","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T Wiegand","year":"2003","unstructured":"Wiegand T, Sullivan GJ, Bjontegaard G, Luthra A (2003) Overview of the h.264\/avc video coding standard. IEEE Trans. Circ. Syst. Video Technol 13(7): 560\u2013576.","journal-title":"IEEE Trans. Circ. Syst. Video Technol"},{"key":"89_CR33","unstructured":"ITU Telecom. Standardization Sector of ITU., Advanced video coding for generic audiovisual services. ITU-T Recommendation H.264, May 2003."},{"key":"89_CR34","doi-asserted-by":"crossref","unstructured":"Liu Z, Huang Y, Song Y, Goto S, Ikenaga T (2007) Hardware-Efficient Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264\/AVC. Proc 17th Great Lakes Symp. VLSI. 160\u2013163.","DOI":"10.1145\/1228784.1228826"},{"key":"89_CR35","doi-asserted-by":"crossref","unstructured":"Moorthy T, Ye A (2008) A Scalable Computing and Memory Architecture for Variable Block Size Motion Estimation on Field-Programmable Gate Arrays. Proc. 2008 IEEE conf. Field Programmable Logic Appl: 83\u201388.","DOI":"10.1109\/FPL.2008.4629912"},{"issue":"3","key":"89_CR36","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MCSE.2010.69","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone JE, Gohara D, Shi G (2010) OpenCL: A Parallel Programming Standard for Heterogeneous Computing Systems. Comput. Sci. Eng 12(3): 66\u201373.","journal-title":"Comput. Sci. Eng"},{"key":"89_CR37","unstructured":"AmazonAmazon EC2 F1 Instances. [Online]. Available: https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ ."},{"key":"89_CR38","unstructured":"MicrosoftMicrosoft Azure. [Online]. Available: https:\/\/azure.microsoft.com\/en-us\/resources\/videos\/build-2017-inside-the-microsoft-fpga-based-configurable-cloud\/ ."},{"key":"89_CR39","unstructured":"Moorthy T (2008) Scalable FPGA Hardware Acceleration for H.264 Motion Estimation. Ryerson University, Theses and Dissertations."}],"container-title":["Journal of Cloud Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13677-017-0089-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13677-017-0089-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13677-017-0089-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T13:28:56Z","timestamp":1570022936000},"score":1,"resource":{"primary":{"URL":"http:\/\/journalofcloudcomputing.springeropen.com\/articles\/10.1186\/s13677-017-0089-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,22]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["89"],"URL":"https:\/\/doi.org\/10.1186\/s13677-017-0089-9","relation":{},"ISSN":["2192-113X"],"issn-type":[{"type":"electronic","value":"2192-113X"}],"subject":[],"published":{"date-parts":[[2017,8,22]]},"article-number":"20"}}