{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T05:20:07Z","timestamp":1775020807917,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,8,29]],"date-time":"2024-08-29T00:00:00Z","timestamp":1724889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,8,29]],"date-time":"2024-08-29T00:00:00Z","timestamp":1724889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Energy Inform"],"abstract":"<jats:title>Abstract<\/jats:title><jats:p>This study addresses the intricate challenge of circuit layout optimization central to integrated circuit (IC) design, where the primary goals involve attaining an optimal balance among power consumption, performance metrics, and chip area (collectively known as PPA optimization). The complexity of this task, evolving into a multidimensional problem under multiple constraints, necessitates the exploration of advanced methodologies. In response to these challenges, our research introduces deep learning technology as an innovative strategy to revolutionize circuit layout optimization. Specifically, we employ Convolutional Neural Networks (CNNs) in developing an optimized layout strategy, a performance prediction model, and a system for fault detection and real-time monitoring. These methodologies leverage the capacity of deep learning models to learn from high-dimensional data representations and handle multiple constraints effectively. Extensive case studies and rigorous experimental validations demonstrate the efficacy of our proposed deep learning-driven approaches. The results highlight significant enhancements in optimization efficiency, with an average power consumption reduction of 120% and latency decrease by 1.5%. Furthermore, the predictive capabilities are markedly improved, evidenced by a reduction in the average absolute error for power predictions to 3%. Comparative analyses conclusively illustrate the superiority of deep learning methodologies over conventional techniques across several dimensions. Our findings underscore the potential of deep learning in achieving higher accuracy in predictions, demonstrating stronger generalization abilities, facilitating superior design quality, and ultimately enhancing user satisfaction. These advancements not only validate the applicability of deep learning in IC design optimization but also pave the way for future advancements in addressing the multidimensional challenges inherent to circuit layout optimization.<\/jats:p>","DOI":"10.1186\/s42162-024-00380-w","type":"journal-article","created":{"date-parts":[[2024,8,29]],"date-time":"2024-08-29T07:02:47Z","timestamp":1724914967000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["The application of deep learning technology in integrated circuit design"],"prefix":"10.1186","volume":"7","author":[{"given":"Lihua","family":"Dai","sequence":"first","affiliation":[]},{"given":"Ben","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xuemin","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xinsen","family":"Ni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,29]]},"reference":[{"key":"380_CR1","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1016\/j.vlsi.2020.11.006","volume":"77","author":"E Afacan","year":"2021","unstructured":"Afacan E, Louren\u00e7o N, Martins R, D\u00fcndar G (2021) Review machine learning techniques in analog\/RF integrated circuit design, synthesis, layout, and test. Integration-the Vlsi J 77:113\u2013130","journal-title":"Integration-the Vlsi J"},{"issue":"5","key":"380_CR2","first-page":"1641","volume":"37","author":"A Barnwal","year":"2020","unstructured":"Barnwal A, Dhawan N (2020) Recovery of metals from Discarded Integrated circuits. Min Metall Explor 37(5):1641\u20131651","journal-title":"Min Metall Explor"},{"key":"380_CR3","doi-asserted-by":"crossref","unstructured":"Bogaerts W, Xing YF, Khan MU (2019) Layout-aware variability analysis, yield prediction, and optimization in Photonic Integrated circuits. IEEE J Sel Top Quantum Electron. 25(5)","DOI":"10.1109\/JSTQE.2019.2906271"},{"issue":"3","key":"380_CR4","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1007\/s10470-018-1320-4","volume":"97","author":"G Chong","year":"2018","unstructured":"Chong G, Ramiah H, Yin J, Rajendran J, Wong WR, Mak PI, Martins RP (2018) Ambient RF energy harvesting system: a review on integrated circuit design. Analog Integr Circuits Signal Process 97(3):515\u2013531","journal-title":"Analog Integr Circuits Signal Process"},{"issue":"2","key":"380_CR5","doi-asserted-by":"publisher","first-page":"357","DOI":"10.13164\/re.2018.0357","volume":"27","author":"J Chovan","year":"2018","unstructured":"Chovan J, Uherek F (2018) Photonic Integrated Circuits for Communication Systems. Radioengineering 27(2):357\u2013363","journal-title":"Radioengineering"},{"issue":"16","key":"380_CR6","doi-asserted-by":"publisher","first-page":"836","DOI":"10.1109\/LPT.2021.3065222","volume":"33","author":"S Dwivedi","year":"2021","unstructured":"Dwivedi S, Kjellman J, David T, Prost M, Syshchyk O, Van Sieleghem E et al (2021) All-Silicon Photodetectors for Photonic Integrated Circuit Calibration. IEEE Photonics Technol Lett 33(16):836\u2013839","journal-title":"IEEE Photonics Technol Lett"},{"key":"380_CR7","doi-asserted-by":"crossref","unstructured":"Errando-Herranz C, Takabayashi AY, Edinger P, Sattari H, Gylfason KB, Quack N (2020) MEMS for Photonic Integrated Circuits. IEEE J Sel Top Quantum Electron. 26(2)","DOI":"10.1109\/JSTQE.2019.2943384"},{"key":"380_CR8","doi-asserted-by":"crossref","unstructured":"Garcia-Sciveres M (2023) Hybrid pixel readout integrated circuits. Nuclear Instruments & Methods in Physics Research Section a-Accelerators Spectrometers Detectors and Associated Equipment. 1057","DOI":"10.1016\/j.nima.2023.168725"},{"key":"380_CR9","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1016\/j.apm.2019.10.027","volume":"78","author":"WZ Guo","year":"2020","unstructured":"Guo WZ, Huang X, PORA (2020) A Physarum-inspired obstacle-avoiding routing algorithm for integrated circuit design. Appl Math Model 78:268\u2013286","journal-title":"Appl Math Model"},{"key":"380_CR10","doi-asserted-by":"crossref","unstructured":"Hao Y, Xiang SY, Han GQ, Zhang JC, Ma XH, Zhu ZM et al (2021) Recent progress of integrated circuits and optoelectronic chips. Sci China-Information Sci. 64(10)","DOI":"10.1007\/s11432-021-3235-7"},{"issue":"12","key":"380_CR11","doi-asserted-by":"publisher","first-page":"5169","DOI":"10.1109\/TCAD.2022.3155444","volume":"41","author":"J Hong","year":"2022","unstructured":"Hong J, Kim S, Jeon D (2022) An Automatic Circuit Design Framework for Level Shifter circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 41(12):5169\u20135181","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"380_CR12","doi-asserted-by":"crossref","unstructured":"Khan MU, Xing YF, Ye YH, Bogaerts W (2019) Photonic Integrated Circuit Design in a Foundry plus Fabless Ecosystem. IEEE J Sel Top Quantum Electron. 25(5)","DOI":"10.1109\/JSTQE.2019.2918949"},{"key":"380_CR13","doi-asserted-by":"crossref","unstructured":"Lai ZL, Cui YS, Zhao TG, Wu Q (2022) Design of three-dimensional virtual Simulation experiment platform for Integrated Circuit Course. Electronics. 11(9)","DOI":"10.3390\/electronics11091437"},{"key":"380_CR14","doi-asserted-by":"publisher","first-page":"21402","DOI":"10.1109\/ACCESS.2024.3361656","volume":"12","author":"JW Lambrechts","year":"2024","unstructured":"Lambrechts JW, Sinha S, Sengupta K, Bimana A, Kadam S, Bhandari S et al (2024) Intelligent Integrated Circuits and Systems for 5G\/6G telecommunications. IEEE Access 12:21402\u201321419","journal-title":"IEEE Access"},{"key":"380_CR15","doi-asserted-by":"crossref","unstructured":"Lezia A, Miano A, Hasty J (2022) Synthetic Gene Circuits: Design, Implement, and Apply. Proceedings of the IEEE. 110(5):613\u2009\u2013\u200930","DOI":"10.1109\/JPROC.2021.3134169"},{"key":"380_CR16","doi-asserted-by":"crossref","unstructured":"Li JT, Zeng YH, Zhi HC, Yang JC, Shan WW, Li YF, Li Y (2023) Knowledge transfer Framework for PVT Robustness in Analog Integrated circuits. IEEE Transactions on Circuits and Systems I-Regular Papers","DOI":"10.1109\/TCSI.2023.3340683"},{"key":"380_CR17","doi-asserted-by":"publisher","first-page":"101401","DOI":"10.1109\/ACCESS.2019.2931343","volume":"7","author":"WQ Liu","year":"2019","unstructured":"Liu WQ, Yu XP (2019) Cultivating Intellectual Property Education in the Electronics Engineering Curriculum: a Case Study in Integrated Circuit Design. IEEE Access 7:101401\u2013101414","journal-title":"IEEE Access"},{"key":"380_CR18","doi-asserted-by":"publisher","first-page":"08","DOI":"10.1142\/S0218126624501421","volume":"33","author":"MM Maryan","year":"2024","unstructured":"Maryan MM, Azhari SJ (2024) Low-leakage double-body MOSFET: a Promising Circuit-Level technique for Deep-Submicron Analog Integrated Circuit Design. J Circuits Syst Computers 33:08","journal-title":"J Circuits Syst Computers"},{"key":"380_CR19","doi-asserted-by":"crossref","unstructured":"Mina R, Jabbour C, Sakr GE (2022) A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation. Electronics. 11(3)","DOI":"10.3390\/electronics11030435"},{"issue":"4","key":"380_CR20","doi-asserted-by":"publisher","first-page":"728","DOI":"10.1109\/TVLSI.2023.3348452","volume":"32","author":"A Mitrovic","year":"2024","unstructured":"Mitrovic A, Friedman EG (2024) Thermal exploration of RSFQ Integrated Circuits. IEEE Trans Very Large Scale Integr VLSI Syst 32(4):728\u2013738","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"3","key":"380_CR21","first-page":"521","volume":"47","author":"S Mosin","year":"2018","unstructured":"Mosin S (2018) Analogue Integrated Circuits Design-for-testability Flow oriented onto OBIST Strategy. Inform Technol Control 47(3):521\u2013531","journal-title":"Inform Technol Control"},{"key":"380_CR22","doi-asserted-by":"crossref","unstructured":"Qi HX, Du ZC, Hu XY, Yang JY, Chu SS, Gong QH (2022) High performance integrated photonic circuit based on inverse design method. Opto-Electronic Adv. 5(10)","DOI":"10.29026\/oea.2022.210061"},{"issue":"2","key":"380_CR23","first-page":"284","volume":"69","author":"W Qin","year":"2022","unstructured":"Qin W, Liu J, Yang WW, Chen JX, Li YC, Xu RL (2022) Integrated-designs of filtering circuits based on adjustable Dielectric Waveguide resonators. IEEE Trans Circuits Syst Ii-Express Briefs 69(2):284\u2013288","journal-title":"IEEE Trans Circuits Syst Ii-Express Briefs"},{"issue":"6","key":"380_CR24","doi-asserted-by":"publisher","first-page":"1876","DOI":"10.1002\/cta.3263","volume":"50","author":"B Ravelo","year":"2022","unstructured":"Ravelo B, Rahajandraibe W, Guerin M, Agnus B, Thakur P, Thakur A (2022) 130-nm BiCMOS design of low-pass negative group delay integrated RL-circuit. Int J Circuit Theory Appl 50(6):1876\u20131889","journal-title":"Int J Circuit Theory Appl"},{"key":"380_CR25","doi-asserted-by":"crossref","unstructured":"Schindler L, Fourie C (2022) Application of phase-based circuit theory to RSFQ Logic Design. IEEE Trans Appl Supercond. 32(3)","DOI":"10.1109\/TASC.2022.3142278"},{"key":"380_CR26","doi-asserted-by":"crossref","unstructured":"Shaik JB, Picardo SM, Singhal S, Goel N (2024) Reliability-aware design of Integrate-and-Fire silicon neurons. Integration-the Vlsi J. 94","DOI":"10.1016\/j.vlsi.2023.102101"},{"issue":"5","key":"380_CR28","doi-asserted-by":"publisher","first-page":"4332","DOI":"10.1007\/s11227-020-03430-8","volume":"77","author":"S Sharma","year":"2021","unstructured":"Sharma S, Roy S (2021) A survey on design and synthesis techniques for photonic integrated circuits. J Supercomputing 77(5):4332\u20134374","journal-title":"J Supercomputing"},{"key":"380_CR27","doi-asserted-by":"publisher","first-page":"940","DOI":"10.1109\/TNANO.2019.2939944","volume":"18","author":"P Sharma","year":"2019","unstructured":"Sharma P, Vishwakarma DK (2019) Long range Multilayer Hybrid Plasmonic Waveguide Components and Integrated Circuit. IEEE Trans Nanotechnol 18:940\u2013947","journal-title":"IEEE Trans Nanotechnol"},{"issue":"9\u201310","key":"380_CR29","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1504\/IJNT.2021.118161","volume":"18","author":"KK Smirnov","year":"2021","unstructured":"Smirnov KK, Nazarov AV, Blinov VV (2021) Methods of designing electrical equipment for testing very large scale integrated circuit. Int J Nanotechnol 18(9\u201310):847\u2013868","journal-title":"Int J Nanotechnol"},{"key":"380_CR31","doi-asserted-by":"crossref","unstructured":"Sridarshini T, Geerthana S, Balaji VR, Thirumurugan A, Sitharthan R, Raja AS, Dhanabalan SS (2023) Ultra-compact all-optical logical circuits for photonic integrated circuits. Laser Phys. 33(7)","DOI":"10.1088\/1555-6611\/acd7dd"},{"issue":"1","key":"380_CR30","doi-asserted-by":"publisher","first-page":"04","DOI":"10.26480\/aim.01.2018.04.06","volume":"2","author":"H Tao","year":"2018","unstructured":"Tao H, Zhang S, Chen C (2018) A design of Wsn Based Locking System. Acta Informatica Malaysia 2(1):04\u201306","journal-title":"Acta Informatica Malaysia"}],"container-title":["Energy Informatics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s42162-024-00380-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1186\/s42162-024-00380-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s42162-024-00380-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,29]],"date-time":"2024-08-29T07:10:27Z","timestamp":1724915427000},"score":1,"resource":{"primary":{"URL":"https:\/\/energyinformatics.springeropen.com\/articles\/10.1186\/s42162-024-00380-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,29]]},"references-count":31,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2024,12]]}},"alternative-id":["380"],"URL":"https:\/\/doi.org\/10.1186\/s42162-024-00380-w","relation":{},"ISSN":["2520-8942"],"issn-type":[{"value":"2520-8942","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8,29]]},"assertion":[{"value":"24 May 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 August 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 August 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to participate"}},{"value":"Not applicable.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}},{"value":"The authors declare no competing interests.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"77"}}