{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T05:13:18Z","timestamp":1751951598899},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,5,20]],"date-time":"2016-05-20T00:00:00Z","timestamp":1463702400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Embedded Systems"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1186\/s13639-016-0033-y","type":"journal-article","created":{"date-parts":[[2016,5,21]],"date-time":"2016-05-21T12:56:55Z","timestamp":1463835415000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["A novel method for the approximation of multiplierless constant matrix vector multiplication"],"prefix":"10.1186","volume":"2016","author":[{"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,5,20]]},"reference":[{"key":"33_CR1","first-page":"77","volume-title":"Proc. of Asilomar Conference on Signals, Systems and Computers","author":"O Gustafsson","year":"2004","unstructured":"O Gustafsson, J Coleman, A Dempster, M Macleod, in Proc. of Asilomar Conference on Signals, Systems and Computers. Low-Complexity Hybrid Form FIR Filters Using Matrix Multiple Constant Multiplication, (2004), pp. 77\u201380."},{"issue":"10","key":"33_CR2","doi-asserted-by":"publisher","first-page":"1271","DOI":"10.1109\/TC.2005.168","volume":"54","author":"N Boullis","year":"2005","unstructured":"N Boullis, A Tisserand, Some optimizations of hardware multiplication by constant matrices. IEEE Trans. Comput. 54(10), 1271\u20131282 (2005).","journal-title":"IEEE Trans. Comput"},{"issue":"3","key":"33_CR3","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1023\/A:1008125221674","volume":"22","author":"A Yurdakul","year":"1999","unstructured":"A Yurdakul, G D\u00fcndar, Multiplierless realization of linear DSP transforms by using common two-term expressions. J. VLSI Signal Process. 22(3), 163\u2013172 (1999).","journal-title":"J. VLSI Signal Process"},{"issue":"11","key":"33_CR4","first-page":"651","volume":"40","author":"M Macleod","year":"2004","unstructured":"M Macleod, A Dempster, A common subexpression elimination algorithm for low-cost multiplierless implementation of matrix multipliers.Electron. Lett. 40(11), 651\u2013652 (2004).","journal-title":"Lett"},{"key":"33_CR5","first-page":"141","volume-title":"Proc. of Nordic Signal Processing Symposium","author":"O Gustafsson","year":"2004","unstructured":"O Gustafsson, H Ohlsson, L Wanhammar, in Proc. of Nordic Signal Processing Symposium. Low-Complexity Constant Coefficient Matrix Multiplication Using a Minimum Spanning Tree, (2004), pp. 141\u2013144."},{"key":"33_CR6","first-page":"523","volume-title":"Proc. of Asia and South Pacific Design Automation Conference (ASPDAC)","author":"A Hosangadi","year":"2005","unstructured":"A Hosangadi, F Fallah, R Kastner, in Proc. of Asia and South Pacific Design Automation Conference (ASPDAC). Reducing Hardware Complexity of Linear DSP Systems by Iteratively Eliminating Two-Term Common Subexpressions, (2005), pp. 523\u2013528."},{"key":"33_CR7","volume-title":"Proc. of International Workshop on Logic Synthesis (IWLS)","author":"A Hosangadi","year":"2005","unstructured":"A Hosangadi, F Fallah, Kastner R, in Proc. of International Workshop on Logic Synthesis (IWLS). Simultaneous Optimization of Delay and Number of Operations in Multiplierless Implementation of Linear Systems, (2005)."},{"key":"33_CR8","first-page":"254","volume-title":"Proc. of Design Automation Conference (DAC)","author":"A Arfaee","year":"2009","unstructured":"A Arfaee, A Irturk, N Laptev, F Fallah, R Kastner, in Proc. of Design Automation Conference (DAC). Xquasher: A Tool for Efficient Computation of Multiple Linear Expressions, (2009), pp. 254\u2013257."},{"key":"33_CR9","doi-asserted-by":"publisher","unstructured":"L Aksoy, E Costa, P Flores, J Monteiro, Optimization algorithms for the multiplierless realization of linear transforms. ACM Trans. Design Automation Electronic Syst. (TODAES). 17(Issue 1) (2012). article no. 3.","DOI":"10.1145\/2071356.2071359"},{"key":"33_CR10","doi-asserted-by":"crossref","unstructured":"L Aksoy, E Costa, P Flores, J Monteiro, in VLSI-SoC: Advanced Research for Systems on Chip, chap. 5. Multiplierless Design of Linear DSP Transforms (Springer, 2012), pp. 73\u201393.","DOI":"10.1007\/978-3-642-32770-4_5"},{"key":"33_CR11","first-page":"667","volume-title":"Proc. of International Conference on Computer-Aided Design (ICCAD)","author":"R Venkatesan","year":"2011","unstructured":"R Venkatesan, A Agarwal, K Roy, A Raghunathan, in Proc. of International Conference on Computer-Aided Design (ICCAD). MACACO: Modeling and Analysis of Circuits for Approximate Computing, (2011), pp. 667\u2013673."},{"key":"33_CR12","first-page":"1","volume-title":"Proc. of Design Automation Conference (DAC)","author":"M Schaffner","year":"2014","unstructured":"M Schaffner, F G\u00fcrkaynak, A Smolic, H Kaeslin, L Benini, in Proc. of Design Automation Conference (DAC). An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing, (2014), pp. 1\u20136."},{"issue":"2","key":"33_CR13","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/83.743858","volume":"8","author":"N Merhav","year":"1999","unstructured":"N Merhav, Multiplication-free approximate algorithms for compressed-domain linear operations on images. IEEE Trans. Image Process. 8(2), 247\u2013254 (1999).","journal-title":"IEEE Trans. Image Process"},{"key":"33_CR14","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1109\/ICIP.1995.537459","volume-title":"Proc. of International Conference on Image Processing","author":"BK Natarajan","year":"1995","unstructured":"BK Natarajan, V Bhaskaran, in Proc. of International Conference on Image Processing. A fast approximate algorithm for scaling down digital images in the DCT domain, (1995), pp. 241\u2013243."},{"issue":"3","key":"33_CR15","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1109\/4.494201","volume":"31","author":"J Ludwig","year":"1996","unstructured":"J Ludwig, S Nawab, A Chandrakasan, Low-power digital filtering using approximate processing. IEEE J. Solid-State Circ. 31(3), 395\u2013400 (1996).","journal-title":"IEEE J. Solid-State Circ"},{"key":"33_CR16","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1023\/A:1007986707921","volume":"17","author":"S Nawab","year":"1997","unstructured":"S Nawab, A Oppenheim, A Chandrakasan, J Winograd, J Ludwig, Approximate signal processing. J. VLSI Signal Process. Syst. Signal Image Video Technol. 17:, 177\u2013200 (1997).","journal-title":"J. VLSI Signal Process. Syst. Signal Image Video Technol"},{"key":"33_CR17","first-page":"796","volume-title":"Proc. of Design Automation Conference (DAC)","author":"S Venkataramani","year":"2012","unstructured":"S Venkataramani, A Sabne, V Kozhikkottu, K Roy, A Raghunathan, in Proc. of Design Automation Conference (DAC). SALSA: Systematic Logic Synthesis of Approximate Circuits, (2012), pp. 796\u2013801."},{"key":"33_CR18","first-page":"1","volume-title":"Proc. of European Test Symposium","author":"J Han","year":"2013","unstructured":"J Han, M Orshansky, in Proc. of European Test Symposium. Approximate Computing: An Emerging Paradigm For Energy-Efficient Design, (2013), pp. 1\u20136."},{"key":"33_CR19","unstructured":"A Alaghi, JP Hayes, Survey of Stochastic Computing. ACM Trans. Embedded Comput Syst. 12(Issue 2s) (2013). article no. 92."},{"key":"33_CR20","unstructured":"K Palem, A Lingamneni, Ten years of building broken chips: the physics and engineering of inexact computing. ACM Transa. Embedded Comput Syst. (TECS). 12(Issue 2s) (2013). article no. 87."},{"key":"33_CR21","first-page":"346","volume-title":"Proc. of International Conference on VLSI Design","author":"P Kulkarni","year":"2011","unstructured":"P Kulkarni, P Gupta, M Ercegovac, in Proc. of International Conference on VLSI Design. Trading Accuracy for Power with an Underdesigned Multiplier Architecture, (2011), pp. 346\u2013351."},{"issue":"1","key":"33_CR22","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V Gupta, D Mohapatra, A Raghunathan, K Roy, Low-Power Digital Signal Processing Using Approximate Adders. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 32(1), 124\u2013137 (2013).","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"},{"key":"33_CR23","doi-asserted-by":"crossref","unstructured":"M Ercegovac, T Lang, Digital Arithmetic (Morgan Kaufmann, 2003).","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"issue":"11","key":"33_CR24","doi-asserted-by":"publisher","first-page":"974","DOI":"10.1109\/TCSII.2007.903212","volume":"54","author":"O Gustafsson","year":"2007","unstructured":"O Gustafsson, Lower Bounds for Constant Multiplication Problems. IEEE Trans. Circ. Syst. II: Analog Digit. Signal Process. 54(11), 974\u2013978 (2007).","journal-title":"IEEE Trans. Circ. Syst. II: Analog Digit. Signal Process"},{"issue":"1","key":"33_CR25","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1109\/TSP.2014.2366713","volume":"63","author":"L Aksoy","year":"2015","unstructured":"L Aksoy, P Flores, J Monteiro, Exact and approximate algorithms for the filter design optimizationproblem. IEEE Trans. Signal Process. 63(1), 142\u2013154 (2015). doi:10.1109\/TSP.2014.2366713.","journal-title":"IEEE Trans. Signal Process"},{"key":"33_CR26","first-page":"30","volume-title":"International Symposium on Low Power Electronics and Design","author":"R Hegde","year":"1999","unstructured":"R Hegde, N Shanbhag, in International Symposium on Low Power Electronics and Design. Energy-Efficient Signal Processing via Algorithmic Noise-Tolerance, (1999), pp. 30\u201335."},{"issue":"9","key":"33_CR27","doi-asserted-by":"publisher","first-page":"1123","DOI":"10.1109\/TC.2005.145","volume":"54","author":"K Palem","year":"2005","unstructured":"K Palem, Energy aware computing through probabilistic switching: a study of limits. IEEE Trans. Comput. 54(9), 1123\u20131137 (2005). doi:10.1109\/TC.2005.145.","journal-title":"IEEE Trans. Comput"},{"issue":"8","key":"33_CR28","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"N Zhu, WL Goh, W Zhang, KS Yeo, ZH Kong, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 18(8), 1225\u20131229 (2010). doi:10.1109\/TVLSI.2009.2020591.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst"},{"issue":"1\/2","key":"33_CR29","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1023\/A:1007986707921","volume":"15","author":"SH Nawab","year":"1997","unstructured":"SH Nawab, AV Oppenheim, AP Chandrakasan, JM Winograd, JT Ludwig, Approximate Signal Processing. J. VLSI Signal Process. Syst. 15(1\/2), 177\u2013200 (1997). doi:10.1023\/A:1007986707921.","journal-title":"J. VLSI Signal Process. Syst"},{"key":"33_CR30","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1145\/2429384.2429482","volume-title":"Proc. of International Conference on Computer-Aided Design (ICCAD)","author":"L Aksoy","year":"2012","unstructured":"L Aksoy, E Costa, P Flores, J Monteiro, in Proc. of International Conference on Computer-Aided Design (ICCAD). Multiple Tunable Constant Multiplications: Algorithms and Applications, (2012), pp. 473\u2013479."},{"key":"33_CR31","unstructured":"Solving Constraint Integer Programs website. http:\/\/scip.zib.de\/ . Accessed Feb 2016."}],"container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0033-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1186\/s13639-016-0033-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0033-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1186\/s13639-016-0033-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T08:12:31Z","timestamp":1567930351000},"score":1,"resource":{"primary":{"URL":"https:\/\/jes-eurasipjournals.springeropen.com\/articles\/10.1186\/s13639-016-0033-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,20]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["33"],"URL":"https:\/\/doi.org\/10.1186\/s13639-016-0033-y","relation":{},"ISSN":["1687-3963"],"issn-type":[{"value":"1687-3963","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,20]]},"article-number":"12"}}