{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:37Z","timestamp":1759146817132,"version":"3.38.0"},"reference-count":31,"publisher":"CRC Press","isbn-type":[{"type":"print","value":"9781439818459"},{"type":"electronic","value":"9781439818473"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9,15]]},"DOI":"10.1201\/b11321-23","type":"book-chapter","created":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T18:10:22Z","timestamp":1322935822000},"source":"Crossref","is-referenced-by-count":4,"title":["Dynamic Verification of SystemC Transactional Models"],"prefix":"10.1201","author":[{"given":"Laurence","family":"Pierre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Ferro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"301","published-online":{"date-parts":[[2011,12,2]]},"reference":[{"volume-title":"IEEE Standard Verilog Language Reference Manual. (1995)","author":"Std","key":"p_7"},{"volume-title":"IEEE Standard VHDL Language Reference Manual. (2000)","author":"Std 0","key":"p_8"},{"volume-title":"IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language. (2005)","author":"Std","key":"p_10"},{"volume-title":"IEEE Standard for Property Specification Language (PSL). (2005)","author":"Std","key":"p_11"},{"key":"p_12","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-30864-4"},{"volume-title":"Emulation, Post-Fabrication Debugging and On-Line Monitoring","year":"2008","author":"Boul\u00e9 M.","key":"p_15"},{"volume-title":"Proc. FMCAD'04","year":"2004","author":"Claessen K.","key":"p_16"},{"volume-title":"Model Checking","year":"2000","author":"Clarke E.","key":"p_17"},{"key":"p_18","doi-asserted-by":"crossref","unstructured":"Dahan, A., Geist, D., Gluhovsky, L., Pidan, D., Shapir, G., Wolfsthal, Y., Benalycherif, L., Kamdem, R., and Lahbib, Y. (2005). Combining system level modeling with assertion based verification. InProc. ISQED'2005.","DOI":"10.1109\/ISQED.2005.32"},{"key":"p_19","doi-asserted-by":"crossref","unstructured":"Ecker, W., Esen, V., and Hull, M. (2006). Specification language for transaction level assertions. InProc. HLDVT'06.","DOI":"10.1109\/HLDVT.2006.319967"},{"key":"p_20","doi-asserted-by":"crossref","unstructured":"Ecker, W., Esen, V., and Hull, M. (2007). Implementation of a transaction level assertion framework in SystemC. InProc. DATE'07.","DOI":"10.1109\/DATE.2007.364406"},{"volume-title":"A Practical Introduction to PSL","year":"2006","author":"Eisner C.","key":"p_21"},{"volume-title":"Handbook of Theoretical Computer Science (vol. B): Formal Models and Semantics","year":"1991","author":"Emerson E.","key":"p_22"},{"volume-title":"Proc. Forum on specification & Design Languages (FDL'09)","author":"Ferro L.","key":"p_23"},{"key":"p_24","doi-asserted-by":"crossref","unstructured":"Ferro, L. and Pierre, L. (Mar 2010). Formal semantics for PSL modeling layer and application to the verification of transactional models. InProc. DATE'2010.","DOI":"10.1109\/DATE.2010.5456991"},{"key":"p_25","doi-asserted-by":"crossref","unstructured":"Ferro, L., Pierre, L., Ledru, Y., and Du Bousquet, L. (Dec 2008). Generation of test programs for the assertion-based verification of TLM models. InProc. IEEE International Design and Test Workshop (IDT'08).","DOI":"10.1109\/IDT.2008.4802505"},{"key":"p_26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"volume-title":"Applied assertion-based verification: An industry perspective","author":"Foster H.","key":"p_27","doi-asserted-by":"crossref","DOI":"10.1561\/1000000013"},{"key":"p_28","unstructured":"Gerin, P., Gu\u00e9rin, X., and P\u00e9trot, F. (2008). Efficient implementation of native software simulation for MPSoC. InProc. DATE'08."},{"volume-title":"(2005). Transaction-Level Modeling with SystemC","author":"Ghenassia F.","key":"p_29"},{"key":"p_32","unstructured":"Gro\u00dfe, D. and Drechsler, R. (2003). Formal verification of LTL formulas for SystemC designs. InProc. ISCAS'2003."},{"key":"p_33","doi-asserted-by":"crossref","unstructured":"Gro\u00dfe, D. and Drechsler, R. (2004). Checkers for SystemC designs. InProc. ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'04).","DOI":"10.1109\/MEMCOD.2004.1459851"},{"volume-title":"System design with SystemC","year":"2002","author":"Gr\u00f6tker T.","key":"p_34"},{"key":"p_35","doi-asserted-by":"crossref","unstructured":"Habibi, A. and Tahar, S. (2005). Design for verification of SystemC transaction level models. InProc. DATE'2005.","DOI":"10.1109\/DATE.2005.112"},{"key":"p_37","doi-asserted-by":"crossref","unstructured":"Karlsson, D., Eles, P., and Peng, Z. (2006). Formal verification of SystemC designs using a Petri-net based representation. InProc. DATE'2006.","DOI":"10.1109\/DATE.2006.244076"},{"key":"p_38","unstructured":"Lahbib, Y., Perrin, A., Maillet-Contoz, L., Clouard, A., Ghenassia, F., and Tourki, R. (2006). Enriching the Boolean and the modeling layers of PSL with SystemC and TLM flavors. InProc. FDL'2006."},{"key":"p_40","doi-asserted-by":"crossref","unstructured":"Morin-Allory, K. and Borrione, D. (2006). Proven correct monitors from PSL specifications. InProc. DATE'2006.","DOI":"10.1109\/DATE.2006.244079"},{"key":"p_42","unstructured":"Niemann, B. and Haubelt, C. (2006). Assertion-based verification of transaction level models. InProc. ITG\/GI\/GMM Workshop."},{"key":"p_43","doi-asserted-by":"crossref","unstructured":"Oddos, Y., Morin-Allory, K., and Borrione, D. (2008). Assertion-based design with Horus. InProc. MEMOCODE'2008 (short paper).","DOI":"10.1109\/MEMCOD.2008.4547691"},{"journal-title":"IEEE Transactions on Computers, 57(10).","year":"2008","author":"Pierre L.","key":"p_44"},{"key":"p_45","doi-asserted-by":"crossref","unstructured":"Pierre, L. and Ferro, L. (2010). Enhancing the assertion-based verification of TLM designs with reentrancy. InProc. ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'2010).","DOI":"10.1109\/MEMCOD.2010.5558642"}],"container-title":["Computational Analysis, Synthesis, & Design Dynamic Systems","Model-Based Testing for Embedded Systems"],"original-title":[],"language":"en","deposited":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T20:23:33Z","timestamp":1741983813000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.crcnetbase.com\/doi\/abs\/10.1201\/b11321-23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,15]]},"ISBN":["9781439818459","9781439818473"],"references-count":31,"alternative-id":["10.1201\/b11321-23","10.1201\/CRCMODBASDES","10.1201\/b11321"],"URL":"https:\/\/doi.org\/10.1201\/b11321-23","relation":{},"ISSN":["2154-9826"],"issn-type":[{"type":"print","value":"2154-9826"}],"subject":[],"published":{"date-parts":[[2011,9,15]]}}}