{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T11:25:45Z","timestamp":1722943545193},"reference-count":11,"publisher":"Engineering and Technology Publishing","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JCM"],"published-print":{"date-parts":[[2016]]},"DOI":"10.12720\/jcm.11.7.702-709","type":"journal-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T04:26:24Z","timestamp":1480566384000},"source":"Crossref","is-referenced-by-count":1,"title":["A High-Throughput Processor for Cryptographic Hash Functions"],"prefix":"10.12720","author":[{"name":"Beijing Institute of Technology, Beijing 100081, China","sequence":"first","affiliation":[]},{"given":"Yuanhong","family":"Huo","sequence":"first","affiliation":[]},{"given":"Dake","family":"Liu","sequence":"additional","affiliation":[]}],"member":"4977","published-online":{"date-parts":[[2016]]},"reference":[{"key":"ref0","doi-asserted-by":"crossref","unstructured":"[1] H. E. Michail, L. Ioannou, and A. G. Voyiatzis, \"Pipelined SHA-3 Implementations on FPGA: Architecture and Performance Analysis,\" in Proc. Second Workshop on Cryptography and Security in Computing Systems, 2015, pp. 13-18.","DOI":"10.1145\/2694805.2694808"},{"key":"ref1","doi-asserted-by":"crossref","unstructured":"[2] D. Cao, J. Han, and X. Zeng, \"A reconfigurable and ultra low-cost VLSI implementation of SHA-1 and MD5 functions,\" in Proc. 7th International Conference on ASIC, 2007, pp. 862-865.","DOI":"10.1109\/ICASIC.2007.4415767"},{"key":"ref2","doi-asserted-by":"crossref","unstructured":"[3] A. Satoh and T. Inoue, \"ASIC-Hardware-Focused comparison for hash functions MD5, RIPEMD-160, and SHS,\" INTEGRATION, the VLSI Journal, vol. 40, no. 1, pp. 3-10, 2007.","DOI":"10.1016\/j.vlsi.2005.12.006"},{"key":"ref3","doi-asserted-by":"crossref","unstructured":"[4] M. Macchetti and L. Dadda, \"Quasi-Pipelined hash circuits,\" in Proc. 17th IEEE Symposium on Computer Arithmetic, 2005, pp. 222-229.","DOI":"10.1109\/ARITH.2005.36"},{"key":"ref4","doi-asserted-by":"crossref","unstructured":"[5] R. Chaves, G. Kuzmanov, L. Sousa, and S. Vassiliadis, \"Cost-Efficient SHA hardware accelerators,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 8, pp. 999-1008, 2008.","DOI":"10.1109\/TVLSI.2008.2000450"},{"key":"ref5","doi-asserted-by":"crossref","unstructured":"[6] Y. K. Lee, H. Chan, and I. Verbauwhede, \"Throughput optimized SHA-1 architecture using unfolding transformation,\" in Application-Specific Systems, Architectures and Processors, 2006, pp. 354-359.","DOI":"10.1109\/ASAP.2006.68"},{"key":"ref6","doi-asserted-by":"crossref","unstructured":"[7] M. McLoone and J. V. McCanny, \"Efficient single-chip implementation of SHA-384&SHA-512,\" in Proc. IEEE International Conference on Field-Programmable Technology, 2002, pp. 311-314.","DOI":"10.1109\/FPT.2002.1188699"},{"key":"ref7","doi-asserted-by":"crossref","unstructured":"[8] G. S. Athanasiou, G. Makkas, and G. Theodoridis, \"High throughput pipelined FPGA implementation of the new SHA-3 cryptographic hash algorithm,\" in Proc. 6th International Symposium on Communications, Control and Signal Processing, 2014, pp. 538-541.","DOI":"10.1109\/ISCCSP.2014.6877931"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[9] H. E. Michail, G. S. Athanasiou, G. Theodoridis, and C. E. Goutis, \"On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs,\" Integration, the VLSI Journal, vol. 47, no. 4, pp. 387-407, 2014.","DOI":"10.1016\/j.vlsi.2014.02.004"},{"key":"ref9","unstructured":"[10] M. Wang, C. Su, C. Huang, and C. Wu, \"An HMAC processor with integrated SHA-1 and MD5 algorithms,\" in Proc. Asia and South Pacific Design Automation Conference, 2004, pp. 456-458."},{"key":"ref10","doi-asserted-by":"crossref","unstructured":"[11] R. Ramanarayanan, et al., \"18Gbps, 50mW reconfigurable multi-mode SHA hashing accelerator in 45nm CMOS,\" in Proc. ESSCIRC, 2010, pp. 210-213.","DOI":"10.1109\/ESSCIRC.2010.5619892"}],"container-title":["Journal of Communications"],"original-title":[],"link":[{"URL":"http:\/\/www.jocm.us\/uploadfile\/2016\/0725\/20160725042334475.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T00:26:54Z","timestamp":1568593614000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jocm.us\/index.php?m=content&c=index&a=show&catid=164&id=1008"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":11,"URL":"https:\/\/doi.org\/10.12720\/jcm.11.7.702-709","relation":{},"ISSN":["2374-4367"],"issn-type":[{"type":"print","value":"2374-4367"}],"subject":[],"published":{"date-parts":[[2016]]}}}