{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:29:51Z","timestamp":1758893391621},"reference-count":13,"publisher":"Engineering and Technology Publishing","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["jcm"],"published-print":{"date-parts":[[2018]]},"DOI":"10.12720\/jcm.13.10.594-600","type":"journal-article","created":{"date-parts":[[2019,10,29]],"date-time":"2019-10-29T06:40:20Z","timestamp":1572331220000},"page":"594-600","source":"Crossref","is-referenced-by-count":14,"title":["An Efficient Deterministic Edge Traffic Distribution Network-on-chip Routing Algorithm Design"],"prefix":"10.12720","author":[{"name":"Department of Electrical and Computer Engineering, California State University, Fresno, USA","sequence":"first","affiliation":[]},{"given":"Eric","family":"Mueller","sequence":"first","affiliation":[]},{"given":"Cameron","family":"Lane","sequence":"additional","affiliation":[]},{"given":"Yefa","family":"Mai","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Valencia","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Wang","sequence":"additional","affiliation":[]}],"member":"4977","published-online":{"date-parts":[[2018]]},"reference":[{"key":"ref0","unstructured":"[1] I. Cutress. (2014). Intel Reading 15-core Xeon E7 V2. AnandTech. [Online]. Available: http:\/\/www.anandtech.com\/show\/7753\/intel-readying-15core-xeon-e7-v2"},{"key":"ref1","unstructured":"[2] J. A. Pande, P. Sharma, and A. Singh, \"Performance optimization for system-on-chip using network-on-chip and data compression,\" IJIRAE Journal, vol. 2, no. 1, pp. 228-234. 2015."},{"key":"ref2","doi-asserted-by":"publisher","unstructured":"[3] N. Wang, A. Sanusi, P. Y. Zhao, M. Elgamel, and M. A. Bayoumi, \"PMCNOC: A pipelining multi-channel central caching network-on-chip communication architecture design,\" Springer Journal of Signal Processing, vol. 60, pp 315-331, 2010.","DOI":"10.1007\/s11265-009-0379-7"},{"key":"ref3","doi-asserted-by":"publisher","unstructured":"[4] L. Benini and G. D. Micheli, \"Network-on-chip: A new SOC paradigm,\" IEEE Trans. on Computers, vol. 35, no. 1, pp. 70-78, 2002.","DOI":"10.1109\/2.976921"},{"key":"ref4","unstructured":"[5] P. Parandkar, J. K. Dalal, and S. Katival, \"Performance comparison of XY, OE and DyAD routing algorithm by load variation analysis of 2-Dimensional mesh topology based network-on-chip,\" BIJIT Journal, vol. 4, no. 1, pp. 391-396, 2012."},{"key":"ref5","doi-asserted-by":"publisher","unstructured":"[6] W. Zhang, L. Hou, J. Wang, S. Geng, and W. Wu, \"Comparison research between XY and odd-even routing algorithm of a 2-dimension 3X3 mesh topology network-on-chip,\" in Proc. IEEE Conf. GSIS'09, Nanjing, China, 2009, pp. 329-333.","DOI":"10.1109\/GCIS.2009.110"},{"key":"ref6","doi-asserted-by":"publisher","unstructured":"[7] N. Wang and P. Valencia, \"Traffic allocation: An efficient adaptive network-on-chip routing algorithm design,\" in Proc. 2nd IEEE Intl. Conf. Computer and Communications, Chengdu, China, October 2016, pp. 2015-2019.","DOI":"10.1109\/CompComm.2016.7925054"},{"key":"ref7","doi-asserted-by":"publisher","unstructured":"[8] G. Ascia, V. Catania, M. Palesi, and D. Patti, \"Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip,\" IEEE Trans on Computers, vol. 57, no. 6, pp. 809-820, 2008.","DOI":"10.1109\/TC.2008.38"},{"key":"ref8","doi-asserted-by":"publisher","unstructured":"[9] P. Gratz, B. Grot, and S. W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip,\" in Proc. IEEE Symp. HPCA, 2008, pp. 203-214.","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref9","doi-asserted-by":"publisher","unstructured":"[10] R. S. Ramanujam and B. Lin, \"Destination-based adaptive routing on 2D mesh networks,\" in Proc. IEEE Symp. ANCS, 2010, pp. 1-12.","DOI":"10.1145\/1872007.1872030"},{"key":"ref10","doi-asserted-by":"publisher","unstructured":"[11] U. Saravanakumar, R. rangarajan, R. Haripriyam, R. Nithya, and K. Rajasekar, \"Cluster based hierarchical routing algorithm for network-on-chip\" Trans. Circuits and Systems, vol. 4, pp. 401-406, 2013.","DOI":"10.4236\/cs.2013.45053"},{"key":"ref11","doi-asserted-by":"publisher","unstructured":"[12] J. Hu and R. Marculescu, \"DyAD-Smart routing for network-on-chip,\" in Proc. 41st IEEE Conf. DAC. San Diego, 2004, pp. 260-263.","DOI":"10.1145\/996566.996638"},{"key":"ref12","unstructured":"[13] jGyan,com. NIRGAM Simulator Basics. (2016). [Online]. Available: http:\/\/www.jgyan.com\/nirgam\/simulator%20basic.php"}],"container-title":["Journal of Communications"],"original-title":[],"link":[{"URL":"http:\/\/www.jocm.us\/uploadfile\/2018\/0926\/20180926105837459.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,30]],"date-time":"2020-12-30T02:57:59Z","timestamp":1609297079000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jocm.us\/index.php?m=content&c=index&a=show&catid=196&id=1266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"URL":"https:\/\/doi.org\/10.12720\/jcm.13.10.594-600","relation":{},"ISSN":["2374-4367"],"issn-type":[{"type":"print","value":"2374-4367"}],"subject":[],"published":{"date-parts":[[2018]]}}}