{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T11:28:11Z","timestamp":1722943691678},"reference-count":24,"publisher":"Engineering and Technology Publishing","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["jcm"],"published-print":{"date-parts":[[2018]]},"DOI":"10.12720\/jcm.13.4.193-197","type":"journal-article","created":{"date-parts":[[2018,9,25]],"date-time":"2018-09-25T02:46:51Z","timestamp":1537843611000},"page":"193-197","source":"Crossref","is-referenced-by-count":0,"title":["3D Network-on-Chip Based Median Filter Implementation"],"prefix":"10.12720","author":[{"name":"Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behzad","family":"Davoodnia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoom","family":"Nazari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reza Daie","family":"Koozekanani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mina Zolfy","family":"Lighvan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"4977","published-online":{"date-parts":[[2018]]},"reference":[{"key":"ref0","doi-asserted-by":"publisher","unstructured":"[1] L. Benini and G. De Micheli, \"Network on chips: A new SoC paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","unstructured":"[2] N. Viswanathana, K. Paramasivamb, and K. Somasundaram, \"An optimised 3D topology for on-chip communications,\" International Journal of Parallel, Emergent and Distributed Systems, vol. 29, no. 4, pp. 346-362, Jul. 2014.","DOI":"10.1080\/17445760.2013.866236"},{"key":"ref2","doi-asserted-by":"publisher","unstructured":"[3] T. Bjerregaard and S. Manhadevan, \"A survey of research and practices of network-on-chip,\" ACM Computing Surveys (CSUR), vol. 38, no. 1, pp. 1-51, Jun. 2006.","DOI":"10.1145\/1132952.1132953"},{"key":"ref3","doi-asserted-by":"publisher","unstructured":"[4] B. S. Feero and P. P. Pandey, \"Networks-on-chip in a three-dimensional environment: a performance evaluation,\" IEEE Transaction on Computer, vol. 58, no. 1, pp. 32-45, Jan. 2009.","DOI":"10.1109\/TC.2008.142"},{"key":"ref4","doi-asserted-by":"publisher","unstructured":"[5] W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, et al., \"Demystifying 3D ICs: The pros and cons of going vertical,\" IEEE Design & Test of Computers, vol. 22, no. 6, pp. 498-510, Nov. 2005.","DOI":"10.1109\/MDT.2005.136"},{"key":"ref5","doi-asserted-by":"publisher","unstructured":"[6] C. Marcon, R. Fernandes, R. Cataldo, F. Grando, T. Webber, A. Benso, et al., \"Tiny NoC: A 3D mesh topology with router channel optimization for area and latency minimization,\" in Proc. International Conference on VLSI Design and Embedded Systems, India, 2014, pp. 228-233.","DOI":"10.1109\/VLSID.2014.46"},{"key":"ref6","doi-asserted-by":"publisher","unstructured":"[7] V. F. Pavlidis and E. G. Friedman, \"3-D Topologies for networks-on-chip,\" IEEE Transactions on Very Large Scale Integration Systems, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref7","doi-asserted-by":"publisher","unstructured":"[8] M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, J. Flich, and H. Tenhunen, \"Path-Based partitioning methods for 3d networks-on-chip with minimal adaptive routing,\" IEEE Transactions on Computers, vol. 63, no. 3, pp. 718-733, Mar. 2014.","DOI":"10.1109\/TC.2012.255"},{"key":"ref8","doi-asserted-by":"publisher","unstructured":"[9] A. B. Ahmed and A. B. Abdallah, \"Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures,\" Journal of Parallel and Distributed Computing, vol. 74, no. 4, pp. 2229-2240, Apr. 2014.","DOI":"10.1016\/j.jpdc.2014.01.002"},{"key":"ref9","doi-asserted-by":"publisher","unstructured":"[10] H. Matsutani, M. Koibuchi, and H. Amano, \"Tightly-coupled multi-layer topologies for 3-D NoCs,\" in Proc. International Conference on Parallel Processing, China, 2007, pp. 75-84.","DOI":"10.1109\/ICPP.2007.79"},{"key":"ref10","doi-asserted-by":"publisher","unstructured":"[11] S. Kundu and S. Chattopadhyay, Network-on-Chip: The Next Generation of System-on-Chip Integration, New York: CRC Press, 2014, pp. 335-352.","DOI":"10.1201\/b17748"},{"key":"ref11","doi-asserted-by":"publisher","unstructured":"[12] L. Benini, \"Application specific NoC design,\" in Proc. Design Automation & Test in Europe Conference, Belgium, 2006, pp. 491-495.","DOI":"10.1109\/DATE.2006.243857"},{"key":"ref12","doi-asserted-by":"publisher","unstructured":"[13] M. Hosseinabady, R. Kakoee, J. Mathew, and D. K. Pradhan, \"Reliable network-on-chip based on generalized De Bruijn graph,\" in Proc. International High Level Design Validation and Test Workshop, Irvine, 2007, pp. 3-10.","DOI":"10.1109\/HLDVT.2007.4392777"},{"key":"ref13","doi-asserted-by":"publisher","unstructured":"[14] M. Kinsy and M. Pellauer, \"Fully Synthesizable Parameterized MIPS-Based Multicore System,\" in Proc. 2011 International IEEE Conference on Field Programmable Logic and Applications, Greece, 2011, pp. 356-362.","DOI":"10.1109\/FPL.2011.70"},{"key":"ref14","doi-asserted-by":"publisher","unstructured":"[15] Y. Chen, J. Hu, X. Ling, and T. Huang, \"A novel 3D NoC architecture based on De Bruijn graph,\" Computers and Electrical Engineering, vol. 38, no. 3, pp. 801-810, May. 2012.","DOI":"10.1016\/j.compeleceng.2011.11.016"},{"key":"ref15","doi-asserted-by":"publisher","unstructured":"[16] M. H. Hsieh, F. C. Cheng, M. C. Shie, and S. J. Rouan, \"Fast and efficient median filter for removing 1-99% levels of salt-and-pepper noise in images,\" Engineering Applications of Artificial Intelligence, vol. 26, no. 4, pp. 1333-1338, Apr. 2013.","DOI":"10.1016\/j.engappai.2012.10.012"},{"key":"ref16","unstructured":"[17] M. A. Vega-Rodr\u00edguez, J. M. S\u00e1nchez-P\u00e9rez, and J. A. G\u00f3mez-Pulido, \"An fpga-based implementation for median filter meeting the real-time requirements of automated visual inspection systems,\" in Proc. 10th Mediterranean Conference on Control and Automation, Portugal, 2002, pp. 1-7."},{"key":"ref17","doi-asserted-by":"publisher","unstructured":"[18] H. Ibrahim, N. Kong, and T. Ng, \"Simple adaptive median filter for the removal of impulse noise from highly corrupted images,\" IEEE Transactions on Consumer Electronics, vol. 54, no. 4, pp. 1920-1927, Nov. 2008.","DOI":"10.1109\/TCE.2008.4711254"},{"key":"ref18","doi-asserted-by":"publisher","unstructured":"[19] D. Wentzlaff, P. Grrifin, H. Hafmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-Chip interconnection architecture of the tile processor,\" IEEE Micro, vol. 27, no. 5, pp. 15-31, Sep. 2007.","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref19","doi-asserted-by":"publisher","unstructured":"[20] D. A. IIitzky, J. D. Hoffman, A. Chun, and B. P. Esparza, \"Architecture of the scalable communications core's network on chip,\" IEEE Micro, vol. 27, no. 5, pp. 62-74, Sep. 2007.","DOI":"10.1109\/MM.2007.4378784"},{"key":"ref20","doi-asserted-by":"publisher","unstructured":"[21] Y. Qian, Z. Lu, and W. Dou, \"From 2D to 3D NoCs: A case study on worst-case communication performance,\" in Proc. International ACM Conference on Computer-Aided Design, USA, 2009, pp. 555-557.","DOI":"10.1145\/1687399.1687504"},{"key":"ref21","doi-asserted-by":"publisher","unstructured":"[22] M. Palesi and M. Daneshtalab, Routing Algorithms in Networks-on-Chip, New York: Springer, 2014, pp. 307-339.","DOI":"10.1007\/978-1-4614-8274-1"},{"key":"ref22","doi-asserted-by":"publisher","unstructured":"[23] K. Tatas, K. Siozios, D. Soudris, and A. Jantsch, Designing 2D and 3D Network-on-Chip Architectures, New York: Springer, 2014, pp. 209-236.","DOI":"10.1007\/978-1-4614-4274-5_9"},{"key":"ref23","unstructured":"[24] K. N. Dang, A. B. Ahmed, Y. Okuyama, and A. B. Abdallah, \"Scalable design methodology and online algorithm for TSV-cluster defects recovery in highly reliable 3D-NoC systems,\" IEEE Transactions on Emerging Topics in Computing, in Press, Oct. 2017."}],"container-title":["Journal of Communications"],"original-title":[],"link":[{"URL":"http:\/\/www.jocm.us\/uploadfile\/2018\/0427\/20180427054925734.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,29]],"date-time":"2020-12-29T07:50:35Z","timestamp":1609228235000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jocm.us\/index.php?m=content&c=index&a=show&catid=189&id=1205"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":24,"URL":"https:\/\/doi.org\/10.12720\/jcm.13.4.193-197","relation":{},"ISSN":["1796-2021"],"issn-type":[{"type":"print","value":"1796-2021"}],"subject":[],"published":{"date-parts":[[2018]]}}}