{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T11:13:07Z","timestamp":1758280387837,"version":"3.32.0"},"reference-count":36,"publisher":"Public Library of Science (PLoS)","issue":"12","license":[{"start":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T00:00:00Z","timestamp":1734566400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["www.plosone.org"],"crossmark-restriction":false},"short-container-title":["PLoS ONE"],"abstract":"<jats:p>The increasing popularity and prevalence of Internet of Things (IoT) applications have led to the widespread use of IoT devices. These devices gather information from their environment and send it across a network. IoT devices are unreliable due to their susceptibility to defect that arise intentionally or spontaneously. IoT devices must be dependable and secure since they form an integral part of the network that connects millions of connected objects. IoT devices are secured by cryptographic algorithms, but their dependability is a major concern. Concurrent error detection (CED) techniques, sometimes referred to as fault detection techniques, are extensively employed to enhance the dependability of embedded devices. Two fault detection approaches are proposed to detect faults in cryptographic algorithms running on IoT devices. Recomputing with complemented operands (RECO) and Double modular redundancy with complemented operands (DMRC) is proposed. Generally, IoT applications deploy resource-constrained devices and cannot support high-level security techniques. Therefore, the mentioned fault detection technique is assimilated for the lightweight SKINNY block cipher. The resource-sharing concept is applied to the SKINNY block cipher to reduce area overhead caused by DMRC. The SKINNY-Hash function construct is described using Very Large-Scale Hardware Description Language (VHDL). Functional behaviour is tested using ModelSim SE-64. The proposed architecture is synthesised using the Genus synthesis tool by Cadence, and area-power reports are generated. The proposed work is compared with the other CED techniques in terms of area and power consumption, and the work proves to have less overhead.<\/jats:p>","DOI":"10.1371\/journal.pone.0316012","type":"journal-article","created":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T18:42:16Z","timestamp":1734633736000},"page":"e0316012","update-policy":"https:\/\/doi.org\/10.1371\/journal.pone.corrections_policy","source":"Crossref","is-referenced-by-count":1,"title":["Improving dependability with low power fault detection model for skinny-hash"],"prefix":"10.1371","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-5384-8853","authenticated-orcid":true,"given":"Sonal","family":"Arvind Barge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9246-0415","authenticated-orcid":true,"given":"Gerardine Immaculate","family":"Mary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"340","published-online":{"date-parts":[[2024,12,19]]},"reference":[{"key":"pone.0316012.ref001","doi-asserted-by":"crossref","first-page":"12229","DOI":"10.1109\/ACCESS.2022.3144217","article-title":"A Survey of Fault-Tolerance Techniques for Embedded Systems From the Perspective of Power, Energy, and Thermal Issues","volume":"10","author":"S Safari","year":"2022","journal-title":"IEEE Access"},{"issue":"12","key":"pone.0316012.ref002","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1109\/TVLSI.2012.2231707","article-title":"Hardware designer\u2019s guide to fault attacks","volume":"21","author":"D Karaklajic","year":"2013","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"pone.0316012.ref003","doi-asserted-by":"crossref","first-page":"113122","DOI":"10.1109\/ACCESS.2022.3217212","article-title":"How Practical Are Fault Injection Attacks, Really?","volume":"10","author":"J Breier","year":"2022","journal-title":"IEEE Access"},{"issue":"4","key":"pone.0316012.ref004","doi-asserted-by":"crossref","DOI":"10.1145\/3530054","article-title":"A Survey on Fault Attacks on Symmetric Key Cryptosystems","volume":"55","author":"A Baksi","year":"2022","journal-title":"ACM Comput Surv"},{"key":"pone.0316012.ref005","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1016\/j.future.2024.03.054","article-title":"Lightweight block ciphers for resource-constrained environments: A comprehensive survey","volume":"157","author":"Y Zhong","year":"2024","journal-title":"Futur Gener Comput Syst"},{"key":"pone.0316012.ref006","doi-asserted-by":"crossref","first-page":"101037","DOI":"10.1016\/j.iot.2023.101037","article-title":"A survey on security and cryptographic perspective of Industrial-Internet-of-Things","volume":"25","author":"N Mishra","year":"2024","journal-title":"Internet of Things (Netherlands)"},{"key":"pone.0316012.ref007","volume-title":"Fault-Tolerant Design","author":"E. Dubrova","year":"2012"},{"key":"pone.0316012.ref008","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1016\/j.microrel.2018.04.010","article-title":"Hardware redundancy architecture based on reconfigurable logic blocks with persistent high reliability improvement","volume":"86","author":"\u0160 Kri\u0161tof\u00edk","year":"2018","journal-title":"Microelectron Reliab"},{"key":"pone.0316012.ref009","first-page":"1","article-title":"Time-redundancy transformations for adaptive fault-tolerant circuits","author":"D Burlyaev","year":"2015","journal-title":"2015 NASA\/ESA Conf Adapt Hardw Syst AHS 2015"},{"issue":"1","key":"pone.0316012.ref010","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1007\/s11227-022-04698-8","article-title":"FT-EALU: fault-tolerant arithmetic and logic unit for critical embedded and real-time systems","volume":"79","author":"A Abdi","year":"2023","journal-title":"J Supercomput"},{"issue":"3","key":"pone.0316012.ref011","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1007\/s13389-014-0092-8","article-title":"Security analysis of concurrent error detection against differential fault analysis","volume":"5","author":"X Guo","year":"2015","journal-title":"J Cryptogr Eng"},{"issue":"4","key":"pone.0316012.ref012","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1109\/TVLSI.2006.874355","article-title":"Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems","volume":"14","author":"A Ejlali","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"pone.0316012.ref013","first-page":"468","article-title":"Security requirements for cryptographic modules","author":"National Institute of Standards and Technology (NIST) Federal Information Processing Standards (FIPS)","year":"2011","journal-title":"Encyclopedia of Cryptography and Security"},{"issue":"4","key":"pone.0316012.ref014","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/LES.2014.2365099","article-title":"Fault-resilient lightweight cryptographic block ciphers for secure embedded systems","volume":"6","author":"M Mozaffari-Kermani","year":"2014","journal-title":"IEEE Embed Syst Lett"},{"key":"pone.0316012.ref015","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1016\/j.micpro.2015.12.002","article-title":"A high-speed AES design resistant to fault injection attacks","volume":"41","author":"H Mestiri","year":"2016","journal-title":"Microprocess Microsyst"},{"key":"pone.0316012.ref016","doi-asserted-by":"crossref","first-page":"162893","DOI":"10.1109\/ACCESS.2021.3133888","article-title":"High-Speed Fault Attack Resistant Implementation of PIPO Block Cipher on ARM Cortex-A","volume":"9","author":"J Song","year":"2021","journal-title":"IEEE Access"},{"issue":"9","key":"pone.0316012.ref017","doi-asserted-by":"crossref","first-page":"1077","DOI":"10.1109\/TCAD.2002.801110","article-title":"Algorithm level recomputing using allocation diversity: A register transfer level approach to time redundancy-based concurrent error detection","volume":"21","author":"K Wu","year":"2002","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"issue":"7","key":"pone.0316012.ref018","doi-asserted-by":"crossref","first-page":"2418","DOI":"10.1109\/TCAD.2022.3218614","article-title":"Error Detection Architectures for Hardware\/Software Co-Design Approaches of Number-Theoretic Transform","volume":"42","author":"A Sarker","year":"2023","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"issue":"7","key":"pone.0316012.ref019","doi-asserted-by":"crossref","first-page":"1105","DOI":"10.1109\/TCAD.2014.2307002","article-title":"Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm","volume":"33","author":"S Bayat-sarmadi","year":"2014","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"key":"pone.0316012.ref020","first-page":"37","article-title":"Fed Inf Process Stand Publ Ser Natl Inst Stand Technol","volume":"1","author":"Secure Hash Standard (SHS)","year":"2012","journal-title":"FIPS PUB"},{"key":"pone.0316012.ref021","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1016\/j.micpro.2016.05.011","article-title":"Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions\u2019 architectures","volume":"45","author":"HE Michail","year":"2016","journal-title":"Microprocess Microsyst"},{"issue":"10","key":"pone.0316012.ref022","doi-asserted-by":"crossref","first-page":"1595","DOI":"10.1109\/TCAD.2013.2263037","article-title":"Recomputing with permuted operands: A concurrent error detection approach","volume":"32","author":"X Guo","year":"2013","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"issue":"10","key":"pone.0316012.ref023","first-page":"9844","article-title":"An improvement of both security and reliability for AES implementations","volume":"34","author":"M Bedoui","year":"2022","journal-title":"J King Saud Univ\u2014Comput Inf Sci"},{"key":"pone.0316012.ref024","first-page":"223","article-title":"Evaluation of concurrent error detection techniques on the advanced encryption standard","author":"K Bousselam","year":"2010","journal-title":"Proc 2010 IEEE 16th Int On-Line Test Symp IOLTS 2010"},{"key":"pone.0316012.ref025","first-page":"312","article-title":"Spongent: A lightweight hash function","volume":"6917","author":"A Bogdanov","year":"2011","journal-title":"Lect Notes Comput Sci (including Subser Lect Notes Artif Intell Lect Notes Bioinformatics)"},{"key":"pone.0316012.ref026","doi-asserted-by":"crossref","first-page":"142016","DOI":"10.1109\/ACCESS.2020.3010555","article-title":"Generic Parity-Based Concurrent Error Detection for Lightweight ARX Ciphers","volume":"8","author":"S Bauer","year":"2020","journal-title":"IEEE Access"},{"issue":"1","key":"pone.0316012.ref027","first-page":"337","article-title":"Lightweight architecture for fault detection in Simeck cryptographic algorithms on FPGA","volume":"16","author":"P Bhoyar","year":"2024","journal-title":"Int J Inf Technol"},{"key":"pone.0316012.ref028","doi-asserted-by":"crossref","first-page":"65548","DOI":"10.1109\/ACCESS.2022.3183764","article-title":"Design and Evaluation of Countermeasures Against Fault Injection Attacks and Power Side-Channel Leakage Exploration for AES Block Cipher","volume":"10","author":"FE Potestad-Ordonez","year":"2022","journal-title":"IEEE Access"},{"issue":"2","key":"pone.0316012.ref029","doi-asserted-by":"crossref","first-page":"1464","DOI":"10.1007\/s11227-023-05530-7","article-title":"error\u2011correcting 4\u2011bit S\u2011boxes for cryptography applications with multiple errors detection","volume":"80","author":"Rashidi B. Fault\u2011tolerant","year":"2023","journal-title":"J Supercomput"},{"key":"pone.0316012.ref030","first-page":"551","article-title":"E-RESO: An Enhanced Time Redundancy-based Error Detection Approach for Arithmetic Operations","author":"S Shahoveisi","year":"2021","journal-title":"2021 29th Iran Conf Electr Eng"},{"key":"pone.0316012.ref031","first-page":"1","author":"K Stefan","journal-title":"SKINNY-AEAD and SKINNY-Hash."},{"key":"pone.0316012.ref032","first-page":"93","volume-title":"Switching Theory for Logic Synthesis","author":".","year":"1999"},{"key":"pone.0316012.ref033","doi-asserted-by":"crossref","first-page":"44136","DOI":"10.1109\/ACCESS.2022.3169495","article-title":"A Low-Overhead Reconfigurable RISC-V Quad-Core Processor Architecture for Fault-Tolerant Applications","volume":"10","author":"S Shukla","year":"2022","journal-title":"IEEE Access"},{"issue":"1","key":"pone.0316012.ref034","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/TCAD.2016.2550501","article-title":"Enabling High-Level Synthesis Resource Sharing Design Space Exploration in FPGAs Through Automatic Internal Bitwidth Adjustments","volume":"36","author":"BC Schafer","year":"2017","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"issue":"2","key":"pone.0316012.ref035","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1109\/TCAD.2006.887923","article-title":"FPGA pipeline synthesis design exploration using module selection and resource sharing","volume":"26","author":"W Sun","year":"2007","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"key":"pone.0316012.ref036","volume-title":"2013 IEEE Faible Tension Faible Consommation","author":"VT Hoang","year":"2013"}],"container-title":["PLOS ONE"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dx.plos.org\/10.1371\/journal.pone.0316012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T18:42:26Z","timestamp":1734633746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dx.plos.org\/10.1371\/journal.pone.0316012"}},"subtitle":[],"editor":[{"given":"Guanghui","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2024,12,19]]},"references-count":36,"journal-issue":{"issue":"12","published-online":{"date-parts":[[2024,12,19]]}},"URL":"https:\/\/doi.org\/10.1371\/journal.pone.0316012","relation":{},"ISSN":["1932-6203"],"issn-type":[{"value":"1932-6203","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12,19]]}}}