{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T03:12:44Z","timestamp":1774926764004,"version":"3.50.1"},"reference-count":14,"publisher":"Association for Computing Machinery (ACM)","issue":"1-2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2010,9]]},"abstract":"<jats:p>\n            In this demo, we present\n            <jats:italic>fpga-ToPSS<\/jats:italic>\n            (Toronto Publish\/Subscribe System Family), an efficient event processing platform for high-frequency and low-latency algorithmic trading. Our event processing platform is built over reconfigurable hardware---FPGAs---to achieve line-rate processing. Furthermore, our event processing engine supports Boolean expression matching with an expressive predicate language that models complex financial strategies to autonomously buy and sell stocks based on real-time financial data.\n          <\/jats:p>","DOI":"10.14778\/1920841.1921029","type":"journal-article","created":{"date-parts":[[2014,6,24]],"date-time":"2014-06-24T12:17:57Z","timestamp":1403612277000},"page":"1525-1528","source":"Crossref","is-referenced-by-count":46,"title":["Efficient event processing through reconfigurable hardware for algorithmic trading"],"prefix":"10.14778","volume":"3","author":[{"given":"Mohammad","family":"Sadoghi","sequence":"first","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Labrecque","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harsh","family":"Singh","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Warren","family":"Shum","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Arno","family":"Jacobsen","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/301308.301326"},{"key":"e_1_2_1_2_1","unstructured":"J. Corrigan. Updated traffic projections. OPRA March'07.  J. Corrigan. Updated traffic projections. OPRA March'07 ."},{"key":"e_1_2_1_3_1","volume-title":"There's millions in those microseconds. The Globe &amp","author":"Daily J.","unstructured":"J. Daily . There's millions in those microseconds. The Globe &amp ; Mail , 29\/1\/10. J. Daily. There's millions in those microseconds. The Globe &amp; Mail, 29\/1\/10."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/375663.375677"},{"key":"e_1_2_1_5_1","unstructured":"K. Heires. Budgeting for latency: If I shave a microsecond will I see a 10x profit? Securities Industry 1\/11\/10.  K. Heires. Budgeting for latency: If I shave a microsecond will I see a 10x profit? Securities Industry 1\/11\/10 ."},{"key":"e_1_2_1_6_1","volume-title":"The real story of trading software espionage","author":"Iati R.","unstructured":"R. Iati . The real story of trading software espionage . TABB Group Perspective , 10\/07\/09. R. Iati. The real story of trading software espionage. TABB Group Perspective, 10\/07\/09."},{"key":"e_1_2_1_7_1","volume-title":"NetFPGA Dev. Workshop'09","author":"Labrecque M.","unstructured":"M. Labrecque : Programming NetFPGA with threaded software . In NetFPGA Dev. Workshop'09 . M. Labrecque et al. NetThreads: Programming NetFPGA with threaded software. In NetFPGA Dev. Workshop'09."},{"key":"e_1_2_1_8_1","unstructured":"M. Labrecque and J. G. Steffan. Improving pipelined soft processors with multithreading. In FPL'07.  M. Labrecque and J. G. Steffan. Improving pipelined soft processors with multithreading. In FPL'07 ."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.69"},{"key":"e_1_2_1_10_1","unstructured":"R. Martin. Wall street's quest to process data at the speed of light. Information Week 4\/21\/07.  R. Martin. Wall street's quest to process data at the speed of light. Information Week 4\/21\/07 ."},{"key":"e_1_2_1_11_1","volume-title":"CIDR'09","author":"Mitra A.","unstructured":"A. Mitra Boosting XML filtering with a scalable FPGA-based architecture . CIDR'09 . A. Mitra et al. Boosting XML filtering with a scalable FPGA-based architecture. CIDR'09."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2009.17"},{"key":"e_1_2_1_13_1","unstructured":"R. Mueller J. Teubner and G. Alonso. Data processing on FPGAs. VLDB'09.   R. Mueller J. Teubner and G. Alonso. Data processing on FPGAs. VLDB'09 ."},{"key":"e_1_2_1_14_1","unstructured":"R. Mueller J. Teubner and G. Alonso. Streams on wires: a query compiler for FPGAs. VLDB'09.   R. Mueller J. Teubner and G. Alonso. Streams on wires: a query compiler for FPGAs. VLDB'09 ."}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/1920841.1921029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T11:45:26Z","timestamp":1672227926000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/1920841.1921029"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":14,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2010,9]]}},"alternative-id":["10.14778\/1920841.1921029"],"URL":"https:\/\/doi.org\/10.14778\/1920841.1921029","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}