{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T07:12:28Z","timestamp":1779174748633,"version":"3.51.4"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2011,12]]},"abstract":"<jats:p>\n            Previous research addressed the potential problems of the hard-disk oriented design of DBMSs of flashSSDs. In this paper, we focus on exploiting potential benefits of flashSSDs. First, we examine the internal parallelism issues of flashSSDs by conducting benchmarks to various flashSSDs. Then, we suggest algorithm-design principles in order to best benefit from the internal parallelism. We present a new I\/O request concept, called\n            <jats:italic>psync<\/jats:italic>\n            I\/O that can exploit the internal parallelism of flashSSDs in a single process. Based on these ideas, we introduce B+-tree optimization methods in order to utilize internal parallelism. By integrating the results of these methods, we present a B+-tree variant, PIO B-tree. We confirmed that each optimization method substantially enhances the index performance. Consequently, PIO B-tree enhanced B+-tree's insert performance by a factor of up to 16.3, while improving point-search performance by a factor of 1.2. The range search of PIO B-tree was up to 5 times faster than that of the B+-tree. Moreover, PIO B-tree outperformed other flash-aware indexes in various synthetic workloads. We also confirmed that PIO B-tree outperforms B+-tree in index traces collected inside the Postgresql DBMS with TPC-C benchmark.\n          <\/jats:p>","DOI":"10.14778\/2095686.2095688","type":"journal-article","created":{"date-parts":[[2014,6,24]],"date-time":"2014-06-24T12:17:57Z","timestamp":1403612277000},"page":"286-297","source":"Crossref","is-referenced-by-count":56,"title":["B+-tree index optimization by exploiting internal parallelism of flash-based solid state drives"],"prefix":"10.14778","volume":"5","author":[{"given":"Hongchan","family":"Roh","sequence":"first","affiliation":[{"name":"Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghyun","family":"Park","sequence":"additional","affiliation":[{"name":"Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mincheol","family":"Shin","sequence":"additional","affiliation":[{"name":"Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Won","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"57","volume-title":"USENIX","author":"Agrawal N.","year":"2008","unstructured":"N. Agrawal , V. Prabhakaran , T. Wobber , J. D. Davis , M. S. Manasse , and R. Panigrahy . Design tradeoffs for SSD performance . In USENIX , pages 57 -- 70 , 2008 . N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. S. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In USENIX, pages 57--70, 2008."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555371"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014864"},{"key":"e_1_2_1_4_1","unstructured":"Corsair. F120. http:\/\/www.corsair.com\/solid-statedrives\/force-series\/cssd-F120gb2-brkt.html.  Corsair. F120. http:\/\/www.corsair.com\/solid-statedrives\/force-series\/cssd-F120gb2-brkt.html."},{"key":"e_1_2_1_5_1","unstructured":"Fusion-io. Iodrive. http:\/\/community.fusionio.com\/media\/p\/853.aspx.  Fusion-io. Iodrive. http:\/\/community.fusionio.com\/media\/p\/853.aspx."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1413254.1413264"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956541"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"e_1_2_1_9_1","unstructured":"Intel. intel x25-e. http:\/\/download.intel.com\/design\/ash\/nand\/extreme\/319984.pdf.  Intel. intel x25-e. http:\/\/download.intel.com\/design\/ash\/nand\/extreme\/319984.pdf."},{"key":"e_1_2_1_10_1","unstructured":"Intel. intel x25-m. http:\/\/download.intel.com\/design\/ash\/nand\/mainstream\/Specification322296.pdf.  Intel. intel x25-m. http:\/\/download.intel.com\/design\/ash\/nand\/mainstream\/Specification322296.pdf."},{"key":"e_1_2_1_11_1","first-page":"1","volume-title":"MASCOTS","author":"Kim J. H.","year":"2009","unstructured":"J. H. Kim , D. Jung , J. S. Kim and J. Huh . A methodology for extracting performance parameters in solid state disks (SSDs) . In MASCOTS , pages 1 -- 10 , 2009 . J. H. Kim, D. Jung, J. S. Kim and J. Huh. A methodology for extracting performance parameters in solid state disks (SSDs). In MASCOTS, pages 1--10, 2009."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807208"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1247480.1247488"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1559845.1559937"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/319628.319663"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.14778\/1920841.1920990"},{"key":"e_1_2_1_17_1","unstructured":"Micron. RealSSD P300. http:\/\/www.micron.com\/getdocument\/?documentId=5557.  Micron. RealSSD P300. http:\/\/www.micron.com\/getdocument\/?documentId=5557."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/128765.128770"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1645953.1646152"},{"key":"e_1_2_1_20_1","unstructured":"Ocz. Vertex2. http:\/\/www.ocztechnology.com\/res\/manuals\/OCZ_Agility2_Product_sheet_3.pdf.  Ocz. Vertex2. http:\/\/www.ocztechnology.com\/res\/manuals\/OCZ_Agility2_Product_sheet_3.pdf."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.3"},{"key":"e_1_2_1_22_1","unstructured":"Transaction Processing Performance Council. TPC benchmark C standard specification version 5.  Transaction Processing Performance Council. TPC benchmark C standard specification version 5."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275991"}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/2095686.2095688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T09:46:04Z","timestamp":1672220764000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/2095686.2095688"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":23,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,12]]}},"alternative-id":["10.14778\/2095686.2095688"],"URL":"https:\/\/doi.org\/10.14778\/2095686.2095688","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}