{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:55:14Z","timestamp":1771707314540,"version":"3.50.1"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2017,8]]},"abstract":"<jats:p>\n            Storage Class Memory (SCM) is a novel class of memory technologies that promise to revolutionize database architectures. SCM is byte-addressable and exhibits latencies similar to those of DRAM, while being non-volatile. Hence, SCM could replace both main memory and storage, enabling a novel single-level database architecture without the traditional I\/O bottleneck. Fail-safe persistent SCM allocation can be considered\n            <jats:italic>conditio sine qua non<\/jats:italic>\n            for enabling this novel architecture paradigm for database management systems. In this paper we present PAllocator, a fail-safe persistent SCM allocator whose design emphasizes high concurrency and capacity scalability. Contrary to previous works, PAllocator thoroughly addresses the important challenge of persistent memory fragmentation by implementing an efficient defragmentation algorithm. We show that PAllocator outperforms state-of-the-art persistent allocators by up to one order of magnitude, both in operation throughput and recovery time, and enables up to 2.39x higher operation throughput on a persistent B-Tree.\n          <\/jats:p>","DOI":"10.14778\/3137628.3137629","type":"journal-article","created":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T13:35:53Z","timestamp":1504791353000},"page":"1166-1177","source":"Crossref","is-referenced-by-count":49,"title":["Memory management techniques for large-scale persistent-main-memory systems"],"prefix":"10.14778","volume":"10","author":[{"given":"Ismail","family":"Oukid","sequence":"first","affiliation":[{"name":"TU Dresden &amp; SAP SE"}]},{"given":"Daniel","family":"Booss","sequence":"additional","affiliation":[{"name":"SAP SE"}]},{"given":"Adrien","family":"Lespinasse","sequence":"additional","affiliation":[{"name":"Independent"}]},{"given":"Wolfgang","family":"Lehner","sequence":"additional","affiliation":[{"name":"TU Dresden"}]},{"given":"Thomas","family":"Willhalm","sequence":"additional","affiliation":[{"name":"Intel Deutschland GmbH"}]},{"given":"Gr\u00e9goire","family":"Gomes","sequence":"additional","affiliation":[{"name":"Grenoble INP"}]}],"member":"320","published-online":{"date-parts":[[2017,8]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Intel 64 and IA-32 Architectures Software Developer Manuals. http:\/\/software.intel.com\/en-us\/intel-isa-extensions.  Intel 64 and IA-32 Architectures Software Developer Manuals. http:\/\/software.intel.com\/en-us\/intel-isa-extensions."},{"key":"e_1_2_1_2_1","unstructured":"NVML Library. http:\/\/pmem.io\/nvml\/.  NVML Library. http:\/\/pmem.io\/nvml\/."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.14778\/3025111.3025116"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357000"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984019"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_2_1_9_1","unstructured":"J. Corbet. Linux 5-Level Page Table. https:\/\/lwn.net\/Articles\/717293\/.  J. Corbet. Linux 5-Level Page Table. https:\/\/lwn.net\/Articles\/717293\/."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2094114.2094126"},{"key":"e_1_2_1_13_1","first-page":"31","volume-title":"Electron Devices Meeting (IEDM)","author":"Govoreanu B.","year":"2011","unstructured":"B. Govoreanu , G. Kar , Y. Chen , V. Paraschiv , S. Kubicek , , crossbar resistive ram with excellent performance, reliability and low-energy operation . In Electron Devices Meeting (IEDM) , pages 31 -- 36 . IEEE, 2011 . B. Govoreanu, G. Kar, Y. Chen, V. Paraschiv, S. Kubicek, , et al. 10x 10nm 2 hf\/hfo x crossbar resistive ram with excellent performance, reliability and low-energy operation. In Electron Devices Meeting (IEDM), pages 31--6. IEEE, 2011."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2746480"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_2_1_17_1","volume-title":"Introducing Microsoft SQL Server","author":"Mistry R.","year":"2014","unstructured":"R. Mistry and S. Misner . Introducing Microsoft SQL Server 2014 . Microsoft Press , 2014. R. Mistry and S. Misner. Introducing Microsoft SQL Server 2014. Microsoft Press, 2014."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524211.2524216"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901324"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_2_1_22_1","volume-title":"CIDR","author":"Oukid I.","year":"2015","unstructured":"I. Oukid , W. Lehner , T. Kissinger , T. Willhalm , and P. Bumbulis . Instant recovery for main-memory databases . In CIDR , 2015 . I. Oukid, W. Lehner, T. Kissinger, T. Willhalm, and P. Bumbulis. Instant recovery for main-memory databases. In CIDR, 2015."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_2_1_24_1","first-page":"61","volume-title":"ADMS@ VLDB","author":"Schwalb D.","year":"2015","unstructured":"D. Schwalb , T. Berning , M. Faust , M. Dreseler , and H. Plattner . nvm malloc: Memory allocation for nvram . In ADMS@ VLDB , pages 61 -- 72 , 2015 . D. Schwalb, T. Berning, M. Faust, M. Dreseler, and H. Plattner. nvm malloc: Memory allocation for nvram. In ADMS@ VLDB, pages 61--72, 2015."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950379"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/122576.122577"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_2_1_29_1","first-page":"323","volume-title":"USENIX FAST 16","author":"Xu J.","year":"2016","unstructured":"J. Xu and S. Swanson . Nova: a log-structured file system for hybrid volatile\/non-volatile main memories . In USENIX FAST 16 , pages 323 -- 338 , 2016 . J. Xu and S. Swanson. Nova: a log-structured file system for hybrid volatile\/non-volatile main memories. In USENIX FAST 16, pages 323--338, 2016."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2015.7410326"}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/3137628.3137629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T10:01:09Z","timestamp":1672221669000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/3137628.3137629"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":29,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["10.14778\/3137628.3137629"],"URL":"https:\/\/doi.org\/10.14778\/3137628.3137629","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}