{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T15:03:40Z","timestamp":1775055820969,"version":"3.50.1"},"reference-count":19,"publisher":"Association for Computing Machinery (ACM)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2017,8]]},"abstract":"<jats:p>Non-Volatile RAM (NVRAM) is a novel class of hardware technology which is an interesting blend of two storage paradigms: byte-addressable DRAM and block-addressable storage (e.g. HDD\/SSD). Most of the existing enterprise relational data management systems such as SAP HANA have their internal architecture based on the inherent assumption that memory is volatile and base their persistence on explicit handling of block-oriented storage devices. In this paper, we present the early adoption of Non-Volatile Memory within the SAP HANA Database, from the architectural and technical angles. We discuss our architectural choices, dive deeper into a few challenges of the NVRAM integration and their solutions, and share our experimental results. As we present our solutions for the NVRAM integration, we also give, as a basis, a detailed description of the relevant HANA internals.<\/jats:p>","DOI":"10.14778\/3137765.3137780","type":"journal-article","created":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T13:35:53Z","timestamp":1504791353000},"page":"1754-1765","source":"Crossref","is-referenced-by-count":49,"title":["SAP HANA adoption of non-volatile memory"],"prefix":"10.14778","volume":"10","author":[{"given":"Mihnea","family":"Andrei","sequence":"first","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Lemke","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00fcnter","family":"Radestock","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Schulze","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carsten","family":"Thiel","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolando","family":"Blanco","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akanksha","family":"Meghlan","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Sharique","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Seifert","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Surendra","family":"Vishnoi","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Booss","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Peh","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Schreter","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Werner","family":"Thesing","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehul","family":"Wagle","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Willhalm","sequence":"additional","affiliation":[{"name":"Intel Deutschland GmbH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749441"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_5_1","volume-title":"IEEE Data Engineering Bulletin","volume":"35","author":"F\u00e4rber","year":"2012"},{"key":"e_1_2_1_6_1","unstructured":"Intel's NVML library http:\/\/pmem.io\/nvml\/  Intel's NVML library http:\/\/pmem.io\/nvml\/"},{"key":"e_1_2_1_7_1","unstructured":"Intel and Micron Produce Breakthrough Memory Technology (3D XPoint). https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/  Intel and Micron Produce Breakthrough Memory Technology (3D XPoint). https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2011.5767867"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2746480"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.14778\/2047485.2047491"},{"key":"e_1_2_1_11_1","unstructured":"Linux DAX https:\/\/www.kernel.org\/doc\/Documentation\/filesystems\/dax.txt  Linux DAX https:\/\/www.kernel.org\/doc\/Documentation\/filesystems\/dax.txt"},{"key":"e_1_2_1_12_1","unstructured":"Number of nines availability of systems http:\/\/tanejagroup.com\/files\/Compellent_TG_Opinion_5_Nines_Sept_20121.pdf  Number of nines availability of systems http:\/\/tanejagroup.com\/files\/Compellent_TG_Opinion_5_Nines_Sept_20121.pdf"},{"key":"e_1_2_1_13_1","volume-title":"CIDR 2015","author":"Oukid"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2933349.2933354"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_2_1_16_1","unstructured":"Oukid Ismail and Lehner Wolfgang: Towards a Single-Level Database Architecture on Non-Volatile Main Memory. To be published  Oukid Ismail and Lehner Wolfgang: Towards a Single-Level Database Architecture on Non-Volatile Main Memory. To be published"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"},{"key":"e_1_2_1_18_1","unstructured":"SNIA NVM Programming Model V1.1. Technical report 2015. http:\/\/www.snia.org\/sites\/default\/files\/NVMProgrammingModel_v1.1.pdf.  SNIA NVM Programming Model V1.1. Technical report 2015. http:\/\/www.snia.org\/sites\/default\/files\/NVMProgrammingModel_v1.1.pdf."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463587"}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/3137765.3137780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T10:11:11Z","timestamp":1672222271000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/3137765.3137780"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":19,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["10.14778\/3137765.3137780"],"URL":"https:\/\/doi.org\/10.14778\/3137765.3137780","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}