{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:42:46Z","timestamp":1780357366208,"version":"3.54.1"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2019,11]]},"abstract":"<jats:p>The rapid growth of \"big-data\" intensified the problem of data movement when processing data analytics: Large amounts of data need to move through the memory up to the CPU before any computation takes place. To tackle this costly problem, Processing-in-Memory (PIM) inverts the traditional data processing by pushing computation to memory with an impact on performance and energy efficiency. In this paper, we present an experimental study on processing database SIMD operators in PIM compared to current x86 processor (i.e., using AVX512 instructions). We discuss the execution time gap between those architectures. However, this is the first experimental study, in the database community, to discuss the trade-offs of execution time and energy consumption between PIM and x86 in the main query execution systems: materialized, vectorized, and pipelined. We also discuss the results of a hybrid query scheduling when interleaving the execution of the SIMD operators between PIM and x86 processing hardware. In our results, the hybrid query plan reduced the execution time by 45%. It also drastically reduced energy consumption by more than 2x compared to hardware-specific query plans.<\/jats:p>","DOI":"10.14778\/3368289.3368298","type":"journal-article","created":{"date-parts":[[2020,9,11]],"date-time":"2020-09-11T03:17:35Z","timestamp":1599794255000},"page":"334-347","source":"Crossref","is-referenced-by-count":21,"title":["Database processing-in-memory"],"prefix":"10.14778","volume":"13","author":[{"given":"Tiago R.","family":"Kepe","sequence":"first","affiliation":[{"name":"UFPR &amp; IFPR, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduardo C.","family":"de Almeida","sequence":"additional","affiliation":[{"name":"UFPR, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco A. Z.","family":"Alves","sequence":"additional","affiliation":[{"name":"UFPR, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291026"},{"key":"e_1_2_1_2_1","volume-title":"Brazil","author":"Alves M. A. Z.","year":"2014"},{"key":"e_1_2_1_3_1","first-page":"1249","volume-title":"Automation & Test in Europe Conference & Exhibition, DATE","author":"Alves M. A. Z.","year":"2016"},{"key":"e_1_2_1_4_1","first-page":"605","volume-title":"IEEE International Conference on High Performance Computing and Communications, HPCC","author":"Alves M. A. Z.","year":"2015"},{"key":"e_1_2_1_5_1","first-page":"225","volume-title":"Second Biennial Conference on Innovative Data Systems Research, CIDR","author":"Boncz P. A.","year":"2005"},{"key":"e_1_2_1_6_1","first-page":"316","volume-title":"International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS","author":"Boroumand A.","year":"2018"},{"key":"e_1_2_1_7_1","first-page":"89","volume-title":"GI-Workshop \"Grundlagen von Datenbanken\"","author":"Bre\u00df S.","year":"2012"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.09.005"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.14778\/1454159.1454171"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465003"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.14778\/3303753.3303760"},{"key":"e_1_2_1_12_1","first-page":"199","volume-title":"PVLDB","author":"DeWitt D. J.","year":"1981"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465295"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080233"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3273982.3273992"},{"issue":"4","key":"e_1_2_1_16_1","first-page":"21","article-title":"Designing database operators for flash-enabled memory hierarchies","volume":"33","author":"Graefe G.","year":"2010","journal-title":"IEEE Data Eng. Bull."},{"key":"e_1_2_1_17_1","first-page":"9","volume-title":"International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures, ADMS@VLDB","author":"Gubner T.","year":"2017"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"issue":"1","key":"e_1_2_1_19_1","first-page":"40","article-title":"Monetdb: Two decades of research in column-oriented database architectures","volume":"35","author":"Idreos S.","year":"2012","journal-title":"IEEE Data Eng. Bull."},{"key":"e_1_2_1_20_1","first-page":"189","volume-title":"PACT","author":"Inoue H.","year":"2007"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809988"},{"key":"e_1_2_1_22_1","unstructured":"Intel.Corporation. Intel Intrinsics Guide 2019. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/.  Intel.Corporation. Intel Intrinsics Guide 2019. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13222-014-0167-9"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/290593.290602"},{"key":"e_1_2_1_27_1","volume-title":"VLDB PhD Workshop","volume":"2175","author":"Kepe T. R.","year":"2018"},{"issue":"13","key":"e_1_2_1_28_1","first-page":"2209","article-title":"Everything you always wanted to know about compiled and vectorized queries but were afraid to ask","volume":"11","author":"Kersten T.","year":"2018","journal-title":"PVLDB"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.14778\/1687553.1687564"},{"key":"e_1_2_1_30_1","first-page":"1","volume-title":"IEEE Hot Chips 26 Symposium, HCS","author":"Kim J.","year":"2014"},{"key":"e_1_2_1_31_1","first-page":"36","volume-title":"International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures, ADMS@VLDB","author":"Kim S.","year":"2011"},{"key":"e_1_2_1_32_1","unstructured":"J. Lowe-Power M. D. Hill and D. A. Wood. When to use 3d die-stacked memory for bandwidth-constrained big data workloads. CoRR abs\/1608.07485 2016.  J. Lowe-Power M. D. Hill and D. A. Wood. When to use 3d die-stacked memory for bandwidth-constrained big data workloads. CoRR abs\/1608.07485 2016."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2002.1019210"},{"key":"e_1_2_1_34_1","unstructured":"R. C. Minnick R. A. Short J. G. H. S. Stone and M. W. Green. Cellular arrays for logic and storage. Technical report Apr 1966.  R. C. Minnick R. A. Short J. G. H. S. Stone and M. W. Green. Cellular arrays for logic and storage. Technical report Apr 1966."},{"key":"e_1_2_1_35_1","volume-title":"Workshop on Architectures and Systems, ASBD@ISCA","author":"Mirzadeh N. S.","year":"2015"},{"key":"e_1_2_1_36_1","volume-title":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, Tutorial@SAMOS","author":"Mutlu O.","year":"2019"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.14778\/2002938.2002940"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2747645"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485278.2485284"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_2_1_44_1","first-page":"710","volume-title":"Automation & Test in Europe Conference & Exhibition, DATE","author":"Santos P. C.","year":"2017"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_2_1_46_1","first-page":"119","volume-title":"USENIX conference on File and Storage Technologies, FAST","author":"Tiwari D.","year":"2013"},{"key":"e_1_2_1_47_1","first-page":"42","volume-title":"International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures, ADMS@VLDB","author":"Tome D. G.","year":"2018"},{"key":"e_1_2_1_48_1","volume-title":"Automation & Test in Europe Conference & Exhibition, DATE","author":"Tome D. G.","year":"2018"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735508.2735511"}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/3368289.3368298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T09:44:10Z","timestamp":1672220650000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/3368289.3368298"}},"subtitle":["an experimental study"],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":49,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["10.14778\/3368289.3368298"],"URL":"https:\/\/doi.org\/10.14778\/3368289.3368298","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}