{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T18:37:34Z","timestamp":1782931054936,"version":"3.54.5"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2021,4]]},"abstract":"<jats:p>For applications in which small-sized random accesses frequently occur for datasets that exceed DRAM capacity, placing the datasets on SSD can result in poor application performance. For the read-intensive case we focus on in this paper, low latency flash memory with microsecond read latency is a promising solution. However, when they are used in large numbers to achieve high IOPS (Input\/Output operations Per Second), the CPU processing involved in IO requests is an overhead. To tackle the problem, we propose a new access method combining two approaches: 1) optimizing issuance and completion of the IO requests to reduce the CPU overhead. 2) utilizing many contexts with lightweight context switches by stackless coroutines. These reduce the CPU overhead per request to less than 10 ns, enabling read access with DRAM-like overhead, while the access latency longer than DRAM can be hidden by the context switches. We apply the proposed method to graph algorithms such as BFS (Breadth First Search), which involves many small-sized random read accesses. In our evaluation, the large graph data is placed on microsecond-latency flash memories within prototype boards, and it is accessed by the proposed method. As a result, for the synthetic and real-world graphs, the execution times of the graph algorithms are 88--141% of those when all the data are placed in DRAM.<\/jats:p>","DOI":"10.14778\/3457390.3457397","type":"journal-article","created":{"date-parts":[[2021,10,21]],"date-time":"2021-10-21T22:48:38Z","timestamp":1634856518000},"page":"1311-1324","source":"Crossref","is-referenced-by-count":6,"title":["Approaching DRAM performance by using microsecond-latency flash memory for small-sized random read accesses"],"prefix":"10.14778","volume":"14","author":[{"given":"Tomoya","family":"Suzuki","sequence":"first","affiliation":[{"name":"Kioxia Corporation, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazuhiro","family":"Hiwada","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hirotsugu","family":"Kajihara","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shintaro","family":"Sano","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuou","family":"Nomura","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tatsuo","family":"Shiozawa","sequence":"additional","affiliation":[{"name":"Kioxia Corporation, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,21]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"[n.d.]. Web Data Commons - Hyperlink Graphs. http:\/\/webdatacommons.org\/hyperlinkgraph\/. visited on 2021\/3\/23.  [n.d.]. Web Data Commons - Hyperlink Graphs. http:\/\/webdatacommons.org\/hyperlinkgraph\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_2_1","unstructured":"[n.d.]. Compute Express Link (CXL). https:\/\/www.computeexpresslink.org\/. visited on 2021\/3\/23.  [n.d.]. Compute Express Link (CXL). https:\/\/www.computeexpresslink.org\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_3_1","unstructured":"[n.d.]. Graph 500. large-scale benchmarks. https:\/\/graph500.org\/. visited on 2021\/3\/23.  [n.d.]. Graph 500. large-scale benchmarks. https:\/\/graph500.org\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_4_1","unstructured":"[n.d.]. Intel Data Direct I\/O Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology.html. visited on 2021\/3\/23.  [n.d.]. Intel Data Direct I\/O Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_5_1","unstructured":"[n.d.]. Intel Optane Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html. visited on 2021\/3\/23.  [n.d.]. Intel Optane Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_6_1","unstructured":"[n.d.]. Intel Optane Persistent Memory 200 Series Brief. https:\/\/www.intel.co.jp\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-persistent-memory-200-series-brief.pdf. visited on 2021\/3\/26.  [n.d.]. Intel Optane Persistent Memory 200 Series Brief. https:\/\/www.intel.co.jp\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-persistent-memory-200-series-brief.pdf. visited on 2021\/3\/26."},{"key":"e_1_2_1_7_1","unstructured":"[n.d.]. Intel Optane Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/intel-optane-technology.html. visited on 2021\/3\/23.  [n.d.]. Intel Optane Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/intel-optane-technology.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_8_1","unstructured":"[n.d.]. NVM Express (NVMe). https:\/\/nvmexpress.org\/. visited on 2021\/3\/23.  [n.d.]. NVM Express (NVMe). https:\/\/nvmexpress.org\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_9_1","unstructured":"[n.d.]. Storage Performance Development Kit. https:\/\/spdk.io\/. visited on 2021\/3\/23.  [n.d.]. Storage Performance Development Kit. https:\/\/spdk.io\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_10_1","unstructured":"[n.d.]. WebGraph Dataset. http:\/\/webgraph.di.unimi.it\/. visited on 2021\/3\/23.  [n.d.]. WebGraph Dataset. http:\/\/webgraph.di.unimi.it\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_11_1","unstructured":"2017. Intel Optane Memory Series Product Specifications. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/99742\/intel-optane-memory-series-32gb-m-2-80mm-pcie-3-0-20nm-3d-xpoint.html. visited on 2021\/3\/23.  2017. Intel Optane Memory Series Product Specifications. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/99742\/intel-optane-memory-series-32gb-m-2-80mm-pcie-3-0-20nm-3d-xpoint.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_12_1","unstructured":"2017. Ultra-Low Latency with Samsung Z-NAND SSD. https:\/\/www.samsung.com\/semiconductor\/global.semi.static\/Ultra-Low_Latency_with_Samsung_Z-NAND_SSD-0.pdf. visited on 2021\/3\/23.  2017. Ultra-Low Latency with Samsung Z-NAND SSD. https:\/\/www.samsung.com\/semiconductor\/global.semi.static\/Ultra-Low_Latency_with_Samsung_Z-NAND_SSD-0.pdf. visited on 2021\/3\/23."},{"key":"e_1_2_1_13_1","unstructured":"2018. Intel Optane SSD 800P Series Product Specifications. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/125298\/intel-optane-ssd-800p-series-118gb-m-2-80mm-pcie-3-0-3d-xpoint.html. visited on 2021\/3\/23.  2018. Intel Optane SSD 800P Series Product Specifications. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/125298\/intel-optane-ssd-800p-series-118gb-m-2-80mm-pcie-3-0-3d-xpoint.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_14_1","unstructured":"2019. 10.39M Storage I\/O Per Second From One Thread. https:\/\/spdk.io\/news\/2019\/05\/06\/nvme\/. visited on 2021\/3\/23.  2019. 10.39M Storage I\/O Per Second From One Thread. https:\/\/spdk.io\/news\/2019\/05\/06\/nvme\/. visited on 2021\/3\/23."},{"key":"e_1_2_1_15_1","unstructured":"2019. Toshiba Memory Corporation Introduces XL-FLASH Storage Class Memory Solution. https:\/\/about.kioxia.com\/en-jp\/news\/2019\/20190806-1.html. visited on 2021\/3\/23.  2019. Toshiba Memory Corporation Introduces XL-FLASH Storage Class Memory Solution. https:\/\/about.kioxia.com\/en-jp\/news\/2019\/20190806-1.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_16_1","unstructured":"2020. KIOXIA CM6-R Series. https:\/\/business.kioxia.com\/en-jp\/ssd\/enterprise-ssd\/cm6-r.html. visited on 2021\/3\/23.  2020. KIOXIA CM6-R Series. https:\/\/business.kioxia.com\/en-jp\/ssd\/enterprise-ssd\/cm6-r.html. visited on 2021\/3\/23."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389013"},{"key":"e_1_2_1_18_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer , Krste Asanovic , and David A . Patterson . 2015 . The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). arXiv:1508.03619 Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). arXiv:1508.03619"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1963405.1963488"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/988672.988752"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00057"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296979.3192404"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210414"},{"key":"e_1_2_1_24_1","volume-title":"Single Machine Graph Analytics on Massive Datasets Using Intel Optane DC Persistent Memory. CoRR abs\/1904.07162","author":"Gill Gurbinder","year":"2019","unstructured":"Gurbinder Gill , Roshan Dathathri , Loc Hoang , Ramesh Peri , and Keshav Pingali . 2019. Single Machine Graph Analytics on Massive Datasets Using Intel Optane DC Persistent Memory. CoRR abs\/1904.07162 ( 2019 ). arXiv:1904.07162 Gurbinder Gill, Roshan Dathathri, Loc Hoang, Ramesh Peri, and Keshav Pingali. 2019. Single Machine Graph Analytics on Massive Datasets Using Intel Optane DC Persistent Memory. CoRR abs\/1904.07162 (2019). arXiv:1904.07162"},{"key":"e_1_2_1_25_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson.","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz , Jian Yang , Lu Zhang , Juno Kim , Xiao Liu , Amirsaman Memaripour , Yun Joon Soh , Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019 . Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. CoRR abs\/1903.05714 (2019). arXiv:1903.05714 Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. CoRR abs\/1903.05714 (2019). arXiv:1903.05714"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14778\/3236187.3236216"},{"key":"e_1_2_1_27_1","volume-title":"BigSparse: High-performance external graph analytics. CoRR abs\/1710.07736","author":"Jun Sang Woo","year":"2017","unstructured":"Sang Woo Jun , Andy Wright , Sizhuo Zhang , Shuotao Xu , and Arvind. 2017. BigSparse: High-performance external graph analytics. CoRR abs\/1710.07736 ( 2017 ). arXiv:1710.07736 Sang Woo Jun, Andy Wright, Sizhuo Zhang, Shuotao Xu, and Arvind. 2017. BigSparse: High-performance external graph analytics. CoRR abs\/1710.07736 (2017). arXiv:1710.07736"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00042"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967948"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323298.3323300"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387880.2387884"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/3358807.3358846"},{"key":"e_1_2_1_33_1","volume-title":"Kronecker Graphs: An Approach to Modeling Networks. CoRR abs\/0812.4905","author":"Leskovec Jure","year":"2008","unstructured":"Jure Leskovec , Deepayan Chakrabarti , Jon M. Kleinberg , Christos Faloutsos , and Zoubin Ghahramani . 2008 . Kronecker Graphs: An Approach to Modeling Networks. CoRR abs\/0812.4905 (2008). arXiv:0812.4905 Jure Leskovec, Deepayan Chakrabarti, Jon M. Kleinberg, Christos Faloutsos, and Zoubin Ghahramani. 2008. Kronecker Graphs: An Approach to Modeling Networks. CoRR abs\/0812.4905 (2008). arXiv:0812.4905"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/3129633.3129659"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2931058"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064191"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831090.2831104"},{"key":"e_1_2_1_40_1","volume-title":"Enhancing Server Efficiency in the Face of Killer Microseconds. In 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019","author":"Mirhosseini Amirhossein","year":"2019","unstructured":"Amirhossein Mirhosseini , Akshitha Sriraman , and Thomas F. Wenisch . 2019 . Enhancing Server Efficiency in the Face of Killer Microseconds. In 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019 , Washington, DC, USA, February 16--20 , 2019 . IEEE, 185--198. Amirhossein Mirhosseini, Akshitha Sriraman, and Thomas F. Wenisch. 2019. Enhancing Server Efficiency in the Face of Killer Microseconds. In 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019, Washington, DC, USA, February 16--20, 2019. IEEE, 185--198."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522739"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357568"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"e_1_2_1_44_1","volume-title":"Performance Evaluation of Scale-Free Graph Algorithms in Low Latency Non-volatile Memory. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 1021--1028","author":"Shantharam M.","unstructured":"M. Shantharam , K. Iwabuchi , P. Cicotti , L. Carrington , M. Gokhale , and R. Pearce . 2017 . Performance Evaluation of Scale-Free Graph Algorithms in Low Latency Non-volatile Memory. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 1021--1028 . M. Shantharam, K. Iwabuchi, P. Cicotti, L. Carrington, M. Gokhale, and R. Pearce. 2017. Performance Evaluation of Scale-Free Graph Algorithms in Low Latency Non-volatile Memory. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 1021--1028."},{"key":"e_1_2_1_45_1","volume-title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC). 210--212","author":"Shibata N.","unstructured":"N. Shibata , K. Kanda , T. Shimizu , J. Nakai , O. Nagao , N. Kobayashi , M. Miakashi , Y. Nagadomi , T. Nakano , T. Kawabe , T. Shibuya , M. Sako , K. Yanagidaira , T. Hashimoto , H. Date , M. Sato , T. Nakagawa , H. Takamoto , J. Musha , T. Minamoto , M. Uda , D. Nakamura , K. Sakurai , T. Yamashita , J. Zhou , R. Tachibana , T. Takagiwa , T. Sugimoto , M. Ogawa , Y. Ochi , K. Kawaguchi , M. Kojima , T. Ogawa , T. Hashiguchi , R. Fukuda , M. Masuda , K. Kawakami , T. Someya , Y. Kajitani , Y. Matsumoto , N. Morozumi , J. Sato , N. Raghunathan , Y. L. Koh , S. Chen , J. Lee , H. Nasu , H. Sugawara , K. Hosono , T. Hisada , T. Kaneko , and H. Nakamura . 2019. 13.1 A 1.33Tb 4-bit\/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology . In 2019 IEEE International Solid- State Circuits Conference - (ISSCC). 210--212 . N. Shibata, K. Kanda, T. Shimizu, J. Nakai, O. Nagao, N. Kobayashi, M. Miakashi, Y. Nagadomi, T. Nakano, T. Kawabe, T. Shibuya, M. Sako, K. Yanagidaira, T. Hashimoto, H. Date, M. Sato, T. Nakagawa, H. Takamoto, J. Musha, T. Minamoto, M. Uda, D. Nakamura, K. Sakurai, T. Yamashita, J. Zhou, R. Tachibana, T. Takagiwa, T. Sugimoto, M. Ogawa, Y. Ochi, K. Kawaguchi, M. Kojima, T. Ogawa, T. Hashiguchi, R. Fukuda, M. Masuda, K. Kawakami, T. Someya, Y. Kajitani, Y. Matsumoto, N. Morozumi, J. Sato, N. Raghunathan, Y. L. Koh, S. Chen, J. Lee, H. Nasu, H. Sugawara, K. Hosono, T. Hisada, T. Kaneko, and H. Nakamura. 2019. 13.1 A 1.33Tb 4-bit\/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology. In 2019 IEEE International Solid- State Circuits Conference - (ISSCC). 210--212."},{"key":"e_1_2_1_46_1","volume-title":"Emerging Usage and Evaluation of Low Latency FLASH. In 2020 IEEE International Memory Workshop (IMW). 1--4.","author":"Shiozawa T.","unstructured":"T. Shiozawa , H. Kajihara , T. Endo , and K. Hiwada . 2020 . Emerging Usage and Evaluation of Low Latency FLASH. In 2020 IEEE International Memory Workshop (IMW). 1--4. T. Shiozawa, H. Kajihara, T. Endo, and K. Hiwada. 2020. Emerging Usage and Evaluation of Low Latency FLASH. In 2020 IEEE International Memory Workshop (IMW). 1--4."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517327.2442530"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/2750482.2750486"}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/3457390.3457397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T10:45:17Z","timestamp":1672224317000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/3457390.3457397"}},"subtitle":["a new access method and its graph applications"],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":48,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["10.14778\/3457390.3457397"],"URL":"https:\/\/doi.org\/10.14778\/3457390.3457397","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}